

## Matched N-Channel Pairs

### PRODUCT SUMMARY

Part Number	$V_{GS(off)}$ (V)	$V_{(BR)GSS}$ Min (V)	$g_{fs}$ Min (mS)	$I_G$ Typ (pA)	$ V_{GS1} - V_{GS2} $ Typ (mV)
U430	-1 to -4	-25	10	-15	25
U431	-2 to -6	-25	10	-15	25

### FEATURES

- Two-Chip Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 15 pA
- Low Noise
- High CMRR: 75 dB

### BENEFITS

- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signals

### APPLICATIONS


- Wideband Differential Amps
- High-Speed, Temp-Compensated, Single-Ended Input Amps
- High-Speed Comparators
- Impedance Converters

### DESCRIPTION

The U430/431 are matched JFET pairs assembled in a TO-78 package. These devices offer good power gain even at frequencies beyond 250 MHz.

The TO-78 package is available with full military processing (see Military Information).

For similar products, see the low-noise U/SST401 series, the high-gain 2N5911/5912, and the low-leakage U421/423 data sheets.



### ABSOLUTE MAXIMUM RATINGS

Gate-Drain, Gate-Source Voltage .....	-25 V
Gate Current .....	10 mA
Lead Temperature (1/16" from case for 10 sec.) .....	300 °C
Storage Temperature .....	-65 to 200°C
Operating Junction Temperature .....	-55 to 150°C

Power Dissipation :	Per Side <sup>a</sup> .....	300 mW
	Total <sup>b</sup> .....	500 mW

#### Notes







- a. Derate 2.4 mW/°C above 25°C
- b. Derate 4 mW/°C above 25°C

<b>SPECIFICATIONS (<math>T_A = 25^\circ\text{C}</math> UNLESS OTHERWISE NOTED)</b>									
Parameter	Symbol	Test Conditions	Typ <sup>b</sup>	Limits				Unit	
				U430		U431			
				Min	Max	Min	Max		
<b>Static</b>									
Gate-Source Breakdown Voltage	$V_{(\text{BR})\text{GSS}}$	$I_G = -1 \mu\text{A}, V_{DS} = 0 \text{ V}$	-35	-25		-25		V	
Gate-Source Cutoff Voltage	$V_{GS(\text{off})}$	$V_{DS} = 10 \text{ V}, I_D = 1 \text{ nA}$		-1	-4	-2	-6		
Saturation Drain Current <sup>b</sup>	$I_{\text{DSS}}$	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}$		12	30	24	60	mA	
Gate Reverse Current	$I_{\text{GSS}}$	$V_{GS} = -15 \text{ V}, V_{DS} = 0 \text{ V}$ $T_A = 150^\circ\text{C}$	-5 -10		-150		-150	pA nA	
Gate Operating Current	$I_G$	$V_{DG} = 10 \text{ V}, I_D = 5 \text{ mA}$ $T_A = 150^\circ\text{C}$	-15 -10					pA nA	
Gate-Source Forward Voltage	$V_{GS(F)}$	$I_G = 10 \text{ mA}, V_{DS} = 0 \text{ V}$	0.8		1		1	V	
<b>Dynamic</b>									
Common-Source Forward Transconductance <sup>b</sup>	$g_{fs}$	$V_{DS} = 10 \text{ V}, I_D = 10 \text{ mA}, f = 1 \text{ kHz}$		15	10		10	mS	
Common-Source Output Conductance <sup>b</sup>	$g_{os}$			100		250		$\mu\text{S}$	
Common-Source Input Capacitance	$C_{iss}$	$V_{GS} = -10 \text{ V}, V_{DS} = 0 \text{ V}, f = 1 \text{ MHz}$		4.5		5		pF	
Common-Source Reverse Transfer Capacitance	$C_{rss}$			2		2.5			
Equivalent Input Noise Voltage	$e_n$	$V_{DS} = 10 \text{ V}, I_D = 10 \text{ mA}$ $f = 100 \text{ Hz}$	6					$\text{nV}/\sqrt{\text{Hz}}$	
<b>High Frequency</b>									
Common-Source Forward Transconductance	$g_{fs}$	$V_{DS} = 10 \text{ V}, I_D = 10 \text{ mA}$ $f = 100 \text{ MHz}$		14				mS	
Common-Source Output Conductance	$g_{os}$			0.13					
Power-Match Source Admittance	$g_{ig}$			12					
<b>Matching</b>									
Differential Gate-Source Voltage	$ V_{GS1}-V_{GS2} $	$V_{DG} = 10 \text{ V}, I_D = 10 \text{ mA}$	25					mV	
Saturation Drain Current Ratio <sup>c</sup>	$\frac{ I_{\text{DSS1}} }{ I_{\text{DSS2}} }$	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}$	0.95	0.9	1	0.9	1		
Transconductance Ratio <sup>c</sup>	$\frac{g_{fs1}}{g_{fs2}}$	$V_{DS} = 10 \text{ V}, I_D = 10 \text{ mA}, f = 1 \text{ kHz}$	0.95	0.9	1	0.9	1		
Gate-Source Cutoff Voltage Ratio <sup>c</sup>	$\frac{V_{GS(\text{off})1}}{V_{GS(\text{off})2}}$	$V_{DS} = 10 \text{ V}, I_D = 1 \text{ nA}$	0.95	0.9	1	0.9	1		
Differential Gate Current	$ I_{G1}-I_{G2} $	$V_{DG} = 10 \text{ V}, I_D = 5 \text{ mA}$	-2					pA	
Common Mode Rejection Ratio	CMRR	$V_{DG} = 5 \text{ to } 10 \text{ V}, I_D = 10 \text{ mA}$	75					dB	







## Notes







- a. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.  
 b. Pulse test: PW  $\leq 300 \mu\text{s}$  duty cycle  $\leq 3\%$ .  
 c. Assumes smaller value in the numerator.

NZBD

**TYPICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**


**TYPICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**



**TYPICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**


**TYPICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**

