



# VNQ500PEP-E

## QUAD CHANNEL HIGH SIDE DRIVER

Table 1. General Features

| Type        | R <sub>DS(on)</sub> | I <sub>OUT</sub> | V <sub>CC</sub> |
|-------------|---------------------|------------------|-----------------|
| VNQ500PEP-E | 500 mΩ              | 0.4 A            | 36V             |

- CMOS COMPATIBLE I/O's
- CHIP ENABLE
- JUNCTION OVERTEMPERATURE PROTECTION AND DIAGNOSTIC
- CURRENT LIMITATION
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE SHUTDOWN
- PROTECTION AGAINST LOSS OF GROUND
- VERY LOW STAND-BY CURRENT
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

### DESCRIPTION

The VNQ500PEP-E is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.

Active current limitation combined with latched thermal shutdown, protect the device against overload.

Figure 1. Package



In case of overtemperature of one channel the relative I/O pin is pulled down.

Device automatically turns off in case of ground pin disconnection.

Table 2. Order Codes

| Package     | Tube        | Tape and Reel |
|-------------|-------------|---------------|
| PowerSSO-12 | VNQ500PEP-E | VNQ500PEPTR-E |

Figure 2. Block Diagram




Table 3. Pin Definitions And Functions

| Pin No | Symbol          | Function                      |
|--------|-----------------|-------------------------------|
| TAB    | V <sub>CC</sub> | Positive power supply voltage |
| 7,12   | V <sub>CC</sub> | Positive power supply voltage |
| 1      | GND             | Logic ground                  |
| 2      | CE              | Chip Enable                   |
| 3      | I/O 1           | Input/Output of channel 1     |
| 4      | I/O 2           | Input/Output of channel 2     |
| 5      | I/O 3           | Input/Output of channel 3     |
| 6      | I/O 4           | Input/Output of channel 4     |
| 8      | OUTPUT 4        | High-Side output of channel 4 |
| 9      | OUTPUT 3        | High-Side output of channel 3 |
| 10     | OUTPUT 2        | High-Side output of channel 2 |
| 11     | OUTPUT 1        | High-Side output of channel 1 |

Table 4. Absolute Maximum Ratings

| Symbol     | Parameter                                           | Value              | Unit |
|------------|-----------------------------------------------------|--------------------|------|
| $V_{CC}$   | DC Supply voltage                                   | 41                 | V    |
| $-V_{CC}$  | Reverse supply voltage                              | -0.3               | V    |
| $-I_{GND}$ | DC Ground pin reverse current                       | - 250              | mA   |
| $I_{OUT}$  | DC Output current                                   | Internally Limited | A    |
| $-I_{OUT}$ | Reverse DC output current                           | -1                 | A    |
| $I_{IN}$   | DC Input current                                    | +/- 10             | mA   |
| $V_{ESD}$  | Electrostatic discharge (R=1.5K $\Omega$ ; C=100pF) | 4000               | V    |
|            | - I/On<br>- OUTn & Vcc                              | 5000               | V    |
| $P_{tot}$  | Power dissipation at T <sub>c</sub> =25°C           | 73                 | W    |
| $T_j$      | Junction operating temperature                      | Internally Limited | °C   |
| $T_{stg}$  | Storage temperature                                 | - 55 to 150        | °C   |

Figure 3. Configuration Diagram (Top View)




Figure 4. Current and Voltage Conventions




Table 5. Thermal Data

| Symbol                | Parameter                               | Value                               | Unit |
|-----------------------|-----------------------------------------|-------------------------------------|------|
| R <sub>thj-case</sub> | Thermal Resistance Junction-case Max    | 1.7                                 | °C/W |
| R <sub>thj-amb</sub>  | Thermal Resistance Junction-ambient Max | 61 <sup>(1)</sup> 50 <sup>(2)</sup> | °C/W |

Note: 1. When mounted on a standard single-sided FR-4 board with 0.5cm<sup>2</sup> of Cu (at least 35µm thick) connected to all V<sub>CC</sub> pins.

Note: 2. When mounted on a standard single-sided FR-4 board with 8cm<sup>2</sup> of Cu (at least 35µm thick) connected to all V<sub>CC</sub> pins.

### ELECTRICAL CHARACTERISTICS (8V<V<sub>CC</sub><36V; -40°C<T<sub>J</sub><150°C unless otherwise specified)

Table 6. Power

| Symbol                   | Parameter                  | Test Conditions                                                                                                                           | Min. | Typ. | Max.        | Unit     |
|--------------------------|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|------|------|-------------|----------|
| V <sub>CC</sub> (**)     | Operating supply voltage   |                                                                                                                                           | 5.5  | 13   | 36          | V        |
| V <sub>USD</sub> (**)    | Undervoltage shut-down     |                                                                                                                                           | 3    | 4    | 5.5         | V        |
| V <sub>OV</sub> (**)     | Overvoltage shutdown       |                                                                                                                                           | 36   |      |             | V        |
| R <sub>ON</sub>          | On state resistance        | I <sub>OUTn</sub> =0.25A; T <sub>J</sub> =25°C<br>I <sub>OUTn</sub> =0.25A                                                                |      |      | 500<br>1000 | mΩ<br>mΩ |
| I <sub>S</sub>           | Supply current             | V <sub>CE</sub> =V <sub>I/On</sub> =0V; V <sub>CC</sub> =13V; T <sub>case</sub> =25°C<br>On state (all channels ON); V <sub>CC</sub> =13V |      |      | 20<br>8     | µA<br>mA |
| I <sub>LGND</sub> (**)   | Output current at turn-off | V <sub>CC</sub> =V <sub>CE</sub> =V <sub>I/On</sub> =V <sub>GND</sub> =13V<br>V <sub>OUTn</sub> =0V                                       |      |      | 1           | mA       |
| I <sub>L(off)</sub> (**) | Off state output current   | V <sub>I/On</sub> =V <sub>OUTn</sub> =0V                                                                                                  | 0    |      | 5           | µA       |
| I <sub>Loff2</sub> (**)  | Off state output current   | V <sub>I/On</sub> =0V, V <sub>OUTn</sub> =0V, V <sub>CC</sub> =13V;<br>T <sub>case</sub> =25°C                                            |      |      | 1           | µA       |

Note: (\*\*) Per channel

Table 7. Switching (V<sub>CC</sub> =13V)

| Symbol                                 | Parameter              | Test Conditions                                                                           | Min. | Typ. | Max. | Unit |
|----------------------------------------|------------------------|-------------------------------------------------------------------------------------------|------|------|------|------|
| t <sub>on</sub>                        | Turn-on time           | R <sub>L</sub> =52Ω from 80% V <sub>OUT</sub> <sup>(1)</sup>                              |      | 50   |      | µs   |
| t <sub>off</sub>                       | Turn-off time          | R <sub>L</sub> =52Ω to 10% V <sub>OUT</sub> <sup>(1)</sup>                                |      | 75   |      | µs   |
| dV <sub>OUT</sub> /dt <sub>(on)</sub>  | Turn-on voltage slope  | R <sub>L</sub> =52Ω from V <sub>OUT</sub> =1.3V to V <sub>OUT</sub> =10.4V <sup>(1)</sup> |      | 0.3  |      | V/µs |
| dV <sub>OUT</sub> /dt <sub>(off)</sub> | Turn-off voltage slope | R <sub>L</sub> =52Ω from V <sub>OUT</sub> =11.7V to V <sub>OUT</sub> =1.3V <sup>(1)</sup> |      | 0.3  |      | V/µs |

Note: (1) see figure 5 :switching time waveforms

Table 8. Input &amp; CE Pin

| Symbol               | Parameter              | Test Conditions                               | Min. | Typ.        | Max. | Unit   |
|----------------------|------------------------|-----------------------------------------------|------|-------------|------|--------|
| V <sub>INL</sub>     | I/O low level          |                                               |      |             | 1.25 | V      |
| I <sub>INL</sub>     | Low level I/O current  | V <sub>IN</sub> =1.25V                        | 1    |             |      | µA     |
| V <sub>INH</sub>     | I/O high level         |                                               | 3.25 |             |      | V      |
| I <sub>INH</sub>     | High level I/O current | V <sub>IN</sub> =3.25V                        |      |             | 10   | µA     |
| V <sub>I(hyst)</sub> | I/O hysteresis voltage |                                               | 0.5  |             |      | V      |
| V <sub>ICL</sub>     | Input Clamp Voltage    | I <sub>IN</sub> =1mA<br>I <sub>IN</sub> =-1mA | 6    | 6.8<br>-0.7 | 8    | V<br>V |

ELECTRICAL CHARACTERISTICS (continued)

Table 9. Protections (see note 1)

| Symbol      | Parameter                       | Test Conditions                             | Min         | Typ         | Max         | Unit    |
|-------------|---------------------------------|---------------------------------------------|-------------|-------------|-------------|---------|
| $V_{OL}$    | I/O low level default detection | $I_{IN}=1mA$ , latched thermal shutdown     |             |             | 0.5         | V       |
| $T_{TSD}$   | Junction shut-down temperature  |                                             | 150         | 175         | 200         | °C      |
| $I_{lim}$   | DC Short circuit current        | $V_{CC}=13V$ ; $R_{LOAD}=10m\Omega$         | 0.4         |             | 0.9         | A       |
| $V_{demag}$ | Turn-off output clamp voltage   | $I_{OUT}=0.25\text{ A}$ ; $L=50mH$          | $V_{CC}-41$ | $V_{CC}-48$ | $V_{CC}-55$ | V       |
| $t_{reset}$ | Thermal latch reset time        | $T_j < T_{TSD}$ (see figure 3 in waveforms) |             |             | 10          | $\mu s$ |

Note: 1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Figure 5. Switching Time Waveforms: Turn-on & Turn-off





Figure 6. Driving Circuit



(\*) see pag. 8

Table 10. Truth Table

| CONDITIONS         | MCOUTn | CE | I/On        | OUTPUTn |
|--------------------|--------|----|-------------|---------|
| Normal operation   | L      | H  | L           | L       |
|                    | H      | H  | H           | H       |
| Current limitation | L      | H  | L           | L       |
|                    | H      | H  | H           | H       |
| Overtemperature    | L      | H  | L           | L       |
|                    | H      | H  | L (latched) | L       |
| Undervoltage       | L      | H  | L           | L       |
|                    | H      | H  | H           | L       |
| Stand-by           | X      | L  | X           | L       |

Table 11. Electrical Transient Requirements On V<sub>CC</sub> Pin

| ISO T/R 7637/1<br>Test Pulse | TEST LEVELS |         |         |         |                         |
|------------------------------|-------------|---------|---------|---------|-------------------------|
|                              | I           | II      | III     | IV      | Delays and Impedance    |
| 1                            | -25 V       | -50 V   | -75 V   | -100 V  | 2 ms 10 $\Omega$        |
| 2                            | +25 V       | +50 V   | +75 V   | +100 V  | 0.2 ms 10 $\Omega$      |
| 3a                           | -25 V       | -50 V   | -100 V  | -150 V  | 0.1 $\mu$ s 50 $\Omega$ |
| 3b                           | +25 V       | +50 V   | +75 V   | +100 V  | 0.1 $\mu$ s 50 $\Omega$ |
| 4                            | -4 V        | -5 V    | -6 V    | -7 V    | 100 ms, 0.01 $\Omega$   |
| 5                            | +26.5 V     | +46.5 V | +66.5 V | +86.5 V | 400 ms, 2 $\Omega$      |

| ISO T/R 7637/1<br>Test Pulse | TEST LEVELS RESULTS |    |     |    |
|------------------------------|---------------------|----|-----|----|
|                              | I                   | II | III | IV |
| 1                            | C                   | C  | C   | C  |
| 2                            | C                   | C  | C   | C  |
| 3a                           | C                   | C  | C   | C  |
| 3b                           | C                   | C  | C   | C  |
| 4                            | C                   | C  | C   | C  |
| 5                            | C                   | E  | E   | E  |

| CLASS | CONTENTS                                                                                                                                                                |
|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| C     | All functions of the device are performed as designed after exposure to disturbance.                                                                                    |
| E     | One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

Figure 7. Waveforms





Figure 8. Application Schematic



### GND PROTECTION NETWORK AGAINST REVERSE BATTERY

**Solution 1:** Resistor in the ground line ( $R_{GND}$  only). This can be used with any type of load.

The following is an indication on how to dimension the  $R_{GND}$  resistor.

- 1)  $R_{GND} \leq 600\text{mV} / (I_{S(on)max})$ .
- 2)  $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where  $-I_{GND}$  is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in  $R_{GND}$  (when  $V_{CC} < 0$ : during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where  $I_{S(on)max}$  becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the  $R_{GND}$  will produce a shift ( $I_{S(on)max} * R_{GND}$ ) in the input thresholds and the status output values. This shift will vary depending on many devices are ON in the case of several high side drivers sharing the same  $R_{GND}$ .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

**Solution 2:** A diode ( $D_{GND}$ ) in the ground line.

A resistor ( $R_{GND} = 1\text{k}\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of

the ground network will produce a shift ( $\approx 600\text{mV}$ ) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

### LOAD DUMP PROTECTION

$D_{ld}$  is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds  $V_{CC}$  max DC rating. The same applies if the device will be subject to transients on the  $V_{CC}$  line that are greater than the ones shown in the ISO T/R 7637/1 table.

### µC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line to prevent the µC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of µC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of µC I/Os.

$$-V_{CCpeak} / I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For  $V_{CCpeak} = -100\text{V}$  and  $I_{latchup} \geq 20\text{mA}$ ;  $V_{OH\mu C} \geq 4.5\text{V}$

$$5\text{k}\Omega \leq R_{prot} \leq 65\text{k}\Omega.$$

Recommended  $R_{prot}$  value is  $10\text{k}\Omega$ .

Figure 9. Off State Output Current




Figure 10. High Level Input Current




Figure 11. Input Clamp Voltage




Figure 13. Overvoltage Shutdown




Figure 12. Turn-on Voltage Slope




Figure 14. Turn-off Voltage Slope




Figure 15.  $I_{LIM}$  Vs  $T_{case}$




Figure 18. Input Hysteresis Voltage




Figure 16. On State Resistance Vs  $V_{CC}$




Figure 19. On State Resistance Vs  $T_{case}$




Figure 17. Input High Level




Figure 20. Input Low Level





Figure 21. Maximum Turn Off Current Versus Load Inductance




A = Single Pulse at  $T_{Jstart}=150^{\circ}\text{C}$   
 B = Repetitive pulse at  $T_{Jstart}=100^{\circ}\text{C}$   
 C = Repetitive Pulse at  $T_{Jstart}=125^{\circ}\text{C}$

Conditions:

$V_{CC}=13.5\text{V}$

Values are generated with  $R_L=0\Omega$

In case of repetitive pulses,  $T_{Jstart}$  (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.



PowerSSO-12 Thermal Data

Figure 22. PowerSSO-12 PC Board




Figure 23.  $R_{thj-amb}$  Vs PCB copper area in open box free air condition




Figure 24. Thermal Impedance Junction Ambient Single Pulse





Figure 25. Thermal Fitting Model of a Quad Channel HSD in PowerSSO-12



Pulse Calculation Formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where  $\delta = t_p / T$

Table 12. Thermal Parameter

| Area/island ( $\text{cm}^2$ )                             | Footprint | 8    |
|-----------------------------------------------------------|-----------|------|
| $R_1=R_7=R_9=R_{11}$ ( $^{\circ}\text{C/W}$ )             | 0.8       |      |
| $R_2=R_8=R_{10}=R_{12}$ ( $^{\circ}\text{C/W}$ )          | 2.6       |      |
| $R_3$ ( $^{\circ}\text{C/W}$ )                            | 1.5       |      |
| $R_4$ ( $^{\circ}\text{C/W}$ )                            | 8         |      |
| $R_5$ ( $^{\circ}\text{C/W}$ )                            | 28        | 18   |
| $R_6$ ( $^{\circ}\text{C/W}$ )                            | 30        | 22   |
| $C_1=C_7=C_9=C_{11}$ ( $\text{W.s}/^{\circ}\text{C}$ )    | 0.00006   |      |
| $C_2=C_8=C_{10}=C_{12}$ ( $\text{W.s}/^{\circ}\text{C}$ ) | 0.0005    |      |
| $C_3$ ( $\text{W.s}/^{\circ}\text{C}$ )                   | 0.015     |      |
| $C_4$ ( $\text{W.s}/^{\circ}\text{C}$ )                   | 0.1       |      |
| $C_5$ ( $\text{W.s}/^{\circ}\text{C}$ )                   | 0.15      | 0.17 |
| $C_6$ ( $\text{W.s}/^{\circ}\text{C}$ )                   | 3         | 5    |

## PACKAGE MECHANICAL

Table 13. PowerSSO-12™ Mechanical Data

| Symbol | millimeters |       |       |
|--------|-------------|-------|-------|
|        | Min         | Typ   | Max   |
| DIM.   | mm.         |       |       |
|        | MIN.        | TYP   | MAX.  |
| A      | 1.250       |       | 1.620 |
| A1     | 0.000       |       | 0.100 |
| A2     | 1.100       |       | 1.650 |
| B      | 0.230       |       | 0.410 |
| C      | 0.190       |       | 0.250 |
| D      | 4.800       |       | 5.000 |
| E      | 3.800       |       | 4.000 |
| e      |             | 0.800 |       |
| H      | 5.800       |       | 6.200 |
| h      | 0.250       |       | 0.500 |
| L      | 0.400       |       | 1.270 |
| k      | 0°          |       | 8°    |
| X      | 1.900       |       | 2.500 |
| Y      | 3.600       |       | 4.200 |
| ddd    |             |       | 0.100 |

Figure 26. PowerSSO-12™ Package Dimensions




Figure 27. PowerSSO-12 Tube Shipment (No Suffix)





Figure 28. Tape And Reel Shipment (Suffix "TR")



**REVISION HISTORY****Table 14. Revision History**

| <b>Date</b> | <b>Revision</b> | <b>Description of Changes</b>                                                                                                                                      |
|-------------|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Dec. 2004   | 1               | - First Issue.                                                                                                                                                     |
| Jun. 2005   | 2               | - Electrical characterization insertion;<br>- Configuration diagram drawing change;<br>- Thermal data insertion;<br>- Shipment data insertion;<br>- Minor changes. |
| Jun. 2005   | 3               | - Maximum Turn Off Current Versus Load Inductance curve insertion;<br>- Thermal Impedance Junction Ambient Single Pulse curve insertion.                           |
| Jun. 2005   | 4               | - Maximum Turn Off Current Versus Load Inductance curve review.                                                                                                    |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

