

# AN1330 Application note


### Designing with the L5970D 1A high efficiency DC-DC converter

#### Introduction


The L5970D is a step-down monolithic power switching regulator capable of delivering up to 1 A at output voltages from 1.235 V to 35 V. The operating input voltage ranges from 4.4 V to 36 V. It has been designed using BCDV technology and the power switching element is implemented through a P-channel DMOS transistor. It does not require a bootstrap capacitor, and the duty cycle can range up to 100%. An internal oscillator fixes the switching frequency at 250 kHz. This minimizes the LC output filter.

A synchronization pin is available for cases where a higher frequency (up to 500 kHz) is required. Pulse-by-pulse and frequency foldback overcurrent protection offer effective short circuit protection. Other features are voltage feed-forward, protection against feedback disconnection, inhibit and thermal shutdown.

Figure 1. Demonstration board



L5970D (SO-8) board dimensions: 23 x 20 mm



May 2008 Rev 3 1/31

Contents AN1330

### **Contents**

1	Pin 1	Pin functions 5			
	1.1	Pin description			
	1.2	Block diagram			
2	Fund	ctional description6			
	2.1	Power supply and voltage reference 6			
	2.2	Voltages monitor			
	2.3	Oscillator and synchronizer 7			
	2.4	Current protection			
	2.5	Error amplifier			
	2.6	PWM comparator and power stage 9			
	2.7	Inhibit function			
	2.8	Thermal shutdown 10			
3	Add	itional features and protection11			
	3.1	Feedback disconnection			
	3.2	Output overvoltage protection11			
	3.3	Zero load			
4	Clos	sing the loop12			
	4.1	Error amplifier and compensation network			
	4.2	LC filter			
	4.3	PWM comparator			
5	Application information17				
	5.1	Component selection			
	5.2	Layout considerations			
	5.3	Thermal considerations			
	5.4	Short-circuit protection			
	5.5	Application circuit			
6	Арр	lication ideas			

AN1330	Content

		sion history
	7.1	External SOFT_START network
7		pensation network with MLCC (multiple layer ceramic capacitor) at output
	6.4	Synchronization example
	6.3	Dual output voltage with auxiliary winding
	6.2	Buck-boost regulator
	6.1	Positive buck-boost regulator

List of figures AN1330

### **List of figures**

Figure 1.	Demonstration board	1
Figure 2.	Package	1
Figure 3.	Pin connection	1
Figure 4.	Block diagram	5
Figure 5.	Internal regulator circuit	7
Figure 6.	Oscillator circuit block diagram	8
Figure 7.	Current limitation circuitry	
Figure 8.	Driving circuitry	. 10
Figure 9.	Block diagram of the loop	
Figure 10.	Error amplifier equivalent circuit and compensation network	. 13
Figure 11.	Module plot	. 15
Figure 12.	Phase plot	. 16
Figure 13.	Layout example	
Figure 14.	Short-circuit current (V <sub>IN</sub> = 25 V)	. 22
Figure 15.	Short-circuit current (V <sub>IN</sub> = 30 V)	. 22
Figure 16.	Demonstration board application circuit	
Figure 17.	PCB layout (component side)	
Figure 18.	PCB layout (bottom side)	
Figure 19.	PCB layout (front side)	
Figure 20.	Junction temperature vs. output current (V <sub>CC</sub> = 5 V)	
Figure 21.	Junction temperature vs. output current (V <sub>CC</sub> = 12 V)	
Figure 22.	Junction temperature vs. output current (V <sub>CC</sub> = 24 V)	. 25
Figure 23.	Efficiency vs. output current (V <sub>CC</sub> = 5 V)	
Figure 24.	Junction temperature vs. output current (V <sub>CC</sub> = 12 V)	. 25
Figure 25.	Positive buck-boost regulator	. 26
Figure 26.	Buck-boost regulator	
Figure 27.	Dual output voltage with auxiliary winding	
Figure 28.	Synchronization example	
Figure 29.	MLCC compensation network example	. 28
Eiguro 20	Soft start natwork axample	20

AN1330 Pin functions

### 1 Pin functions


### 1.1 Pin description

Table 1. Pin description

N.	Name	Description
1	OUT	Regulator output
2	SYNC	Master/slave synchronization. When open, a signal synchronous with the turn-OFF of the internal power is present. When connected to an external signal at a frequency higher than the internal one, then the device is synchronized by the external signal. Connecting the SYNC pins of two devices, the one with the higher frequency works as master and the other one works as slave.
3	INH	A logical signal (active high) disables the device. With an IHN higher than 2.2 V the device is OFF and with an INH lower than 0.8 V, the device is ON.  If INH is not used the pin must be grounded. When it is open, an internal pull-up disables the device.
4	COMP	E/A output to be used for frequency compensation
5	FB	Step-down feedback input. Connecting the output voltage directly to this pin results in an output voltage of 1.235 V. An external resistor divider is required for higher output voltages (the typical value for the resistor connected between this pin and ground is 4.7 k).
6	V <sub>REF</sub>	Reference voltage of 3.3 V. No filter capacitor is needed for stability
7	GND	Ground
8	$V_{CC}$	Unregulated DC input voltage.

### 1.2 Block diagram

Figure 4. Block diagram



577

### 2 Functional description

The main internal blocks are shown in the device block diagram in Figure 4. They are:

- A voltage regulator supplying the internal circuitry. From this regulator, a 3.3 V reference voltage is externally available.
- A voltage monitor circuit which checks the input and internal voltages.
- A fully integrated sawtooth oscillator with a frequency of 250 kHz ±15%, including also the voltage feed forward function and an input/output synchronization pin.
- Two embedded current limitation circuits which control the current that flows through the power switch. The pulse-by-pulse current limit forces the power switch OFF cycle by cycle if the current reaches an internal threshold, while the frequency shifter reduces the switching frequency in order to significantly reduce the duty cycle.
- A transconductance error amplifier.
- A pulse width modulation (PWM) comparator and the relative logic circuitry necessary to drive the internal power.
- A high side driver for the internal P-MOS switch.
- An inhibit block for standby operation.
- A circuit to implement the thermal protection function.

#### 2.1 Power supply and voltage reference

The internal regulator circuit (shown in *Figure 5*) consists of a start-up circuit, an internal voltage Preregulator, the Bandgap voltage reference and the Bias block that provides current to all the blocks. The Starter gives the start-up currents to the entire device when the input voltage goes high and the device is enabled (inhibit pin connected to ground). The Preregulator block supplies the Bandgap cell with a preregulated voltage V<sub>REG</sub> that has a very low supply voltage noise sensitivity.

### 2.2 Voltages monitor

An internal block continuously senses the  $V_{CC}$ ,  $V_{REF}$  and  $V_{BG}$ . If the voltages go higher than their thresholds, the regulator begins operating. There is also a hysteresis on the  $V_{CC}$  (UVLO).




Figure 5. Internal regulator circuit

#### 2.3 Oscillator and synchronizer

Figure 6 shows the block diagram of the oscillator circuit.

The Clock Generator provides the switching frequency of the device, which is internally fixed at 250 kHz. The Frequency Shifter block acts to reduce the switching frequency in case of strong overcurrent or short circuit. The clock signal is then used in the internal logic circuitry and is the input of the Ramp Generator and synchronizer blocks.

The Ramp Generator circuit provides the sawtooth signal, used for PWM control and the internal voltage feed-forward, while the synchronization circuit generates the synchronization signal. The device also has a synchronization pin which can works both as Master and Slave.

As Master, it serves to synchronize external devices to the internal switching frequency, and as Slave to synchronize itself using an external signal up to 500 kHz.

In particular, when connecting together two devices the one with the lower switching frequency works as Slave and the other as Master.

To synchronize the device, the SYNC pin must pass from a low level to a level higher than the synchronization threshold with a duty cycle that can vary from approximately 10% to 90%, depending also on the signal frequency and amplitude.

The frequency of the synchronization signal must be, at a minimum, higher than the internal switching frequency of the device (250 kHz).

5/




Figure 6. Oscillator circuit block diagram

#### 2.4 **Current protection**

The L5970D has two types of current limit protection: pulse-by-pulse and frequency foldback.

The schematic of the current limitation circuitry for the pulse-by-pulse protection is shown in Figure 7. The output power PDMOS transistor is split into two parallel PDMOS transistors. The smallest one includes a resistor in series, R<sub>SENSE</sub>. The current is sensed through R<sub>SENSE</sub> and if reaches the threshold, the mirror becomes unbalanced and the PDMOS is switched off until the next falling edge of the internal clock pulse. Due to this reduction of the ON time, the output voltage decreases. Since the minimum switch ON time (necessary to avoid a false overcurrent signal) is too short to obtain a sufficiently low duty cycle at 250 kHz, the output current, in strong overcurrent or short circuit conditions, could increase again. For this reason the switching frequency is also reduced, thus keeping the inductor current under its maximum threshold. The Frequency Shifter (Figure 6) functions based on the feedback voltage. As the feedback voltage decreases (due to the reduced duty cycle), the switching frequency decreases also.

VCC c RSENSE RTH OUT A1/A2=95 AM00008v1

Figure 7. **Current limitation circuitry** 

#### 2.5 **Error amplifier**

The voltage error amplifier is the core of the loop regulation. It is a transconductance operational amplifier whose non inverting input is connected to the internal voltage

**577** 

reference (1.235 V), while the inverting input (FB) is connected to the external divider or directly to the output voltage. The output (COMP) is connected to the external compensation network. The uncompensated error amplifier has the following characteristics:

Table 2. Uncompensated error amplifier characteristics

Description	Values
Transconductance	2300 μS
Low frequency gain	65 dB
Minimum sink/source voltage	1500 μΑ/300 μΑ
Output voltage swing	0.4 V/3.65 V
Input bias current	2.5 μΑ

The error amplifier output is compared with the oscillator sawtooth to perform PWM control.

### 2.6 PWM comparator and power stage

This block compares the oscillator sawtooth and the error amplifier output signals generating the PWM signal for the driving stage.

The power stage is a highly critical block, as it functions to guarantee a correct turn ON and turn OFF of the PDMOS. The turn ON of the power element, or more accurately, the rise time of the current at turn ON, is a very critical parameter. At a first approach, it appears that the faster the rise time, the lower the turn ON losses. However, there is a limit introduced by the recovery time of the recirculation diode.

In fact, when the current of the power element is equal to the inductor current, the diode turns OFF and the drain of the power is able to go high. But during its recovery time, the diode can be considered a high value capacitor and this produces a very high peak current, responsible of many problems:

- Spikes on the device supply voltage that cause oscillations (and thus noise) due to the board parasitics
- Turn ON overcurrent leads to a decrease in the efficiency and system reliability
- Major EMI problems
- Shorter freewheeling diode life

The fall time of the current during the turn OFF is also critical, as it produces voltage spikes (due to the parasitic elements of the board) that increase the voltage drop across the PDMOS.

In order to minimize these problems, a new driving circuit topology has been used and the block diagram is shown in *Figure 8*. The basic idea is to change the current levels used to turn the power switch ON and OFF, based on the PDMOS and the gate clamp status.

This circuitry allows the power switch to be turned OFF and ON quickly and addresses the freewheeling diode recovery time problem. The gate clamp is necessary to avoid that  $V_{GS}$  of the internal switch goes higher than  $V_{GS}$ max. The ON/OFF Control block protects against any cross conduction between the supply line and ground.

Figure 8. Driving circuitry

#### 2.7 Inhibit function

The inhibit feature is used to put the device in standby mode. With the INH pin higher than 2.2 V the device is disabled and the power consumption is reduced to less than 100  $\mu A$ . With the INH pin lower than 0.8 V, the device is enabled. If the INH pin is left floating, an internal pull up ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also  $V_{CC}$  compatible.

#### 2.8 Thermal shutdown

The shutdown block generates a signal that turns OFF the power stage if the temperature of the chip goes higher than a fixed internal threshold (150 °C). The sensing element of the chip is very close to the PDMOS area, ensuring fast and accurate temperature detection. A hysteresis of approximately 20 °C avoids that the devices turns ON and OFF continuously.

### 3 Additional features and protection

#### 3.1 Feedback disconnection

If the feedback is disconnected, the duty cycle increases towards the maximum allowed value, bringing the output voltage close to the input supply. This condition could destroy the load.

To avoid this hazardous condition, the device is turned OFF if the feedback pin is left floating.

#### 3.2 Output overvoltage protection

Overvoltage protection, or OVP, is achieved by using an internal comparator connected to the feedback, which turns OFF the power stage when the OVP threshold is reached. This threshold is typically 30% higher than the feedback voltage.

When a voltage divider is required to adjust the output voltage (*Figure 14*), the OVP intervention will be set at:

#### **Equation 1**

$$V_{OVP} = 1.3 \bullet \frac{R_1 + R_2}{R_2} \bullet V_{FB}$$

Where  $R_1$  is the resistor connected between the output voltage and the feedback pin, and  $R_2$  is between the feedback pin and ground.

#### 3.3 Zero load


Due to the fact that the internal power is a PDMOS, no bootstrap capacitor is required and so the device works properly even with no load at the output. In this condition it works in burst mode, with random burst repetition rate.

577

Closing the loop AN1330

### 4 Closing the loop

Figure 9. Block diagram of the loop



### 4.1 Error amplifier and compensation network

The output L-C filter of a step-down converter contributes with 180 degrees phase shift in the control loop. For this reason a compensation network between the COMP pin and GROUND is added. The simplest compensation network together with the equivalent circuit of the error amplifier are shown in *Figure 10*.  $R_C$  and  $C_C$  introduce a pole and a zero in the open loop gain.  $C_P$  does not significantly affect system stability but it is useful to reduce the noise of the COMP pin.

The transfer function of the error amplifier and its compensation network is:

#### **Equation 2**

$$\mathsf{A}_0(\mathsf{s}) = \frac{\mathsf{A}_{\mathsf{V0}} \bullet (\mathsf{1} + \mathsf{s} \bullet \mathsf{R}_{\mathsf{c}} \bullet \mathsf{C}_{\mathsf{c}})}{\mathsf{s}^2 \bullet \mathsf{R}_0 \bullet (\mathsf{C}_0 + \mathsf{C}_{\mathsf{p}}) \bullet \mathsf{R}_{\mathsf{c}} \bullet \mathsf{C}_{\mathsf{c}} + \mathsf{s} \bullet (\mathsf{R}_0 \bullet \mathsf{C}_{\mathsf{c}} + \mathsf{R}_0 \bullet (\mathsf{C}_0 + \mathsf{C}_{\mathsf{p}}) + \mathsf{R}_{\mathsf{c}} \bullet \mathsf{C}_{\mathsf{c}}) + 1}$$

Where  $A_{vo} = G_m \cdot R_o$ 

AN1330 Closing the loop

FB O RC CP

RO CC CP

RO CC CP

AM00011v1

Figure 10. Error amplifier equivalent circuit and compensation network

The poles of this transfer function are (if  $C_c >> C_0 + C_P$ ):

#### **Equation 3**

$$F_{P1} = \frac{1}{2 \cdot \pi \cdot R_0 \cdot C_0}$$

#### **Equation 4**

$$\mathsf{F}_{\mathsf{P2}} = \frac{1}{2 \bullet \pi \bullet \mathsf{R}_{\mathsf{c}} \bullet (\mathsf{C}_{\mathsf{0}} + \mathsf{C}_{\mathsf{p}})}$$

where the zero is defined as:

#### **Equation 5**

$$F_{Z1} = \frac{1}{2 \cdot \pi \cdot R_c \cdot C_c}$$

 $F_{P1}$  is the low frequency which sets the bandwidth, while the zero  $F_{Z1}$  is usually put near to the frequency of the double pole of the L-C filter (see below).  $F_{P2}$  is usually at a very high frequency.

#### 4.2 LC filter

The transfer function of the L-C filter is given by:

#### **Equation 6**

$$\mathsf{A}_{\mathsf{LC}}(\mathsf{s}) = \frac{\mathsf{R}_{\mathsf{LOAD}} \bullet (\mathsf{1} + \mathsf{ESR} \bullet \mathsf{C}_{\mathsf{OUT}} \bullet \mathsf{s})}{\mathsf{s}^2 \bullet \mathsf{L} \bullet \mathsf{C}_{\mathsf{OUT}} \bullet (\mathsf{ESR} + \mathsf{R}_{\mathsf{LOAD}}) + \mathsf{s} \bullet (\mathsf{ESR} \bullet \mathsf{C}_{\mathsf{OUT}} \bullet \mathsf{R}_{\mathsf{LOAD}} + \mathsf{L}) + \mathsf{R}_{\mathsf{LOAD}}}$$

where R<sub>LOAD</sub> is defined as the ratio between V<sub>OUT</sub> and I<sub>OUT</sub>.

If  $R_{LOAD}$ >>ESR, the previous expression of  $A_{LC}$  can be simplified and becomes:

Closing the loop AN1330

#### **Equation 7**

$$\mathsf{A}_{\mathsf{LC}}(\mathsf{s}) = \frac{1 + \mathsf{ESR} \bullet \mathsf{C}_{\mathsf{OUT}} \bullet \mathsf{s}}{\mathsf{L} \bullet \mathsf{C}_{\mathsf{OUT}} \bullet \mathsf{s}^2 + \mathsf{ESR} \bullet \mathsf{C}_{\mathsf{OUT}} \bullet \mathsf{s} + 1}$$

The zero of this transfer function is given by:

#### **Equation 8**

$$F_O = \frac{1}{2 \cdot \pi \cdot ESR \cdot C_{OUT}}$$

F<sub>0</sub> is the zero introduced by the ESR of the output capacitor and it is very important to increase the phase margin of the loop.

The poles of the transfer function can be calculated through the following expression:

#### **Equation 9**

$$\mathsf{F}_{\mathsf{PLC1},\,2} = \frac{-\mathsf{ESR} \bullet \mathsf{C}_{\mathsf{OUT}} \pm \sqrt{\left(\mathsf{ESR} \bullet \mathsf{C}_{\mathsf{OUT}}\right)^2 - 4 \bullet \mathsf{L} \bullet \mathsf{C}_{\mathsf{OUT}}}}{2 \bullet \mathsf{L} \bullet \mathsf{C}_{\mathsf{OUT}}}$$

In the denominator of A<sub>LC</sub> the typical second order system equation can be recognized:

#### **Equation 10**

$$s^2 + 2 \cdot \delta \cdot \omega_n \cdot s + \omega_n^2$$

If the damping coefficient  $\delta$  is very close to zero, the roots of the equation become a double root whose value is  $\omega$ <sub>n</sub>.

Similarly, for A<sub>LC</sub> the poles can usually be defined as a double pole whose value is:

#### **Equation 11**

$$\mathsf{F}_{\mathsf{PLC}} = \frac{1}{2 \bullet \pi \bullet \sqrt{\mathsf{L} \bullet \mathsf{C}_{\mathsf{OUT}}}}$$

### 4.3 PWM comparator

The PWM gain is given by the following formula:

#### **Equation 12**

$$G_{PWM}(s) = \frac{V_{cc}}{(V_{OSCMAX} - V_{OSCMIN})}$$

where  $V_{OSCMAX}$  is the maximum value of a sawtooth waveform and  $V_{OSCMIN}$  is the minimum value. A voltage feed forward is implemented to ensure a constant GPWM. This is obtained by generating a sawtooth waveform directly proportional to the input voltage  $V_{CC}$ .

#### **Equation 13**

$$V_{OSCMAX} - V_{OSCMIN} = K \cdot V_{CC}$$

Where K is equal to 0.076. Therefore the PWM gain is also equal to:

#### **Equation 14**

$$G_{PWM}(s) = \frac{1}{K} = const$$

AN1330 Closing the loop

This means that even if the input voltage changes, the error amplifier does not change its value to keep the loop in regulation, thus ensuring a better line regulation and line transient response.

To sum up the Open Loop Gain can be written as:

#### **Equation 15**

$$\mathsf{G}(\mathsf{s}) \, = \, \mathsf{G}_{\mathsf{PWM}}(\mathsf{s}) \bullet \frac{\mathsf{R}_2}{\mathsf{R}_1 + \mathsf{R}_2} \bullet \mathsf{A}_\mathsf{O}(\mathsf{s}) \bullet \mathsf{A}_\mathsf{LC}(\mathsf{s})$$

Example:

Considering R<sub>C</sub> = 2.7 k $\Omega$ , C<sub>C</sub> = 22 nF and C<sub>P</sub> = 220 pF, the poles and zeroes of A<sub>0</sub> are:

 $F_{P1} = 9 Hz$ 

 $F_{P2} = 256 \text{ kHz}$ 

 $F_{Z1} = 2.68 \text{ kHz}$ 

If L = 22  $\mu H,\, C_{OUT}$  = 100  $\mu F$  and ESR = 80  $m\Omega,$  the poles and zeroes of  $A_{LC}$  become:


 $F_{PLC} = 3.39 \text{ kHz}$ 

 $F_0 = 19.89 \text{ kHz}$ 

Finally  $R_1 = 5.6 \text{ k}\Omega$  and  $R_2 = 3.3 \text{ k}\Omega$ .


The gain and phase bode diagrams are plotted respectively in Figure 11 and Figure 12.





Closing the loop AN1330

Figure 12. Phase plot



The cut-off frequency and the phase margin are:

#### **Equation 16**

 $F_C = 22.8 \text{kHz}$  Phase margin =  $39.8^{\circ}$ 

### 5 Application information

#### 5.1 Component selection

#### Input capacitor

The input capacitor must be able to withstand the maximum input operating voltage and the maximum RMS input current.

Since step-down converters draw current from the input in pulses, the input current is squared and the height of each pulse is equal to the output current. The input capacitor has to absorb all this switching current, which can be up to the load current divided by two (worst case, with duty cycle of 50%). For this reason, the quality of these capacitors has to be very high to minimize the power dissipation generated by the internal ESR, thereby improving system reliability and efficiency. The critical parameter is usually the RMS current rating, which must be higher than the RMS input current.

The maximum RMS input current (flowing through the input capacitor) is:

#### **Equation 17**

$$I_{RMS} = I_O \bullet \sqrt{D - \frac{2 \bullet D^2}{\eta} + \frac{D^2}{\eta}}$$

Where  $\eta$  is the expected system efficiency, D is the duty cycle and I<sub>O</sub> the output DC current. This function reaches its maximum value at D = 0.5 and the equivalent RMS current is equal to I<sub>O</sub> divided by 2 (considering  $\eta$  = 1). The maximum and minimum duty cycles are:

#### **Equation 18**

$$D_{MAX} = \frac{V_{OUT} + V_{F}}{V_{INMIN} - V_{SW}} \qquad \text{and} \qquad D_{MIN} = \frac{V_{OUT} + V_{F}}{V_{INMAX} - V_{SW}}$$

Where  $V_F$  is the freewheeling diode forward voltage and  $V_{SW}$  the voltage drop across the internal PDMOS. Considering the range  $D_{MIN}$  to  $D_{MAX}$ , it is possible to determine the max  $I_{RMS}$  going through the input capacitor. Capacitors that can be considered are:

- Electrolytic capacitors: These are widely used due to their low price and their availability in a wide range of RMS current ratings. The only drawback is that, considering ripple current rating requirements, they are physically larger than other capacitors.
- Ceramic capacitors: If available for the required value and voltage rating, these capacitors usually have a higher RMS current rating for a given physical dimension (due to very low ESR). The drawback is the considerably high cost.
- Tantalum capacitors: Good, small tantalum capacitors with very low ESR are becoming more available. However, they can occasionally burn if subjected to very high current during charge. Therefore, it is better to avoid this type of capacitor for the input filter of the device. They can, however, be subjected to high surge current when connected to the power supply.

#### Output capacitor

The output capacitor is very important to meet the output voltage ripple requirement.

Using a small inductor value is useful to reduce the size of the choke but it increases the current ripple. So, to reduce the output voltage ripple, a low ESR capacitor is required.

Nevertheless, the ESR of the output capacitor introduces a zero in the open loop gain, which helps to increase the phase margin of the system. If the zero goes to a very high frequency, its effect is negligible. For this reason, ceramic capacitors and very low ESR capacitors in general should be avoided.

Tantalum and electrolytic capacitors are usually a good choice for this purpose.

Table 3 below provides a list of some tantalum capacitor manufacturers.

Table 3. Output capacitor selection

• •				
Manufacturer	Series	Cap value (μF)	Rated voltage (V)	ESR (m $\Omega$ )
AVX	TPS	100 to 470	4 to 35	50 to 200
KEMET	T494/5	100 to 470	4 to 20	30 to 200
Sanyo POSCAP (1)	TPA/B/C	100 to 470	4 to 16	40 to 80
Sprague	595D	220 to 390	4 to 20	160 to 650

<sup>1.</sup> POSCAP capacitors have characteristic very similar to tantalum capacitors.

#### Inductor

The inductor value is very important because it fixes the ripple current flowing through output capacitor.

The ripple current is usually fixed at 20-40% of  $I_O$ max, which is 0.2 - 0.4 A with  $I_O$ max = 1 A. The approximate inductor value is obtained using the following formula:

#### **Equation 19**

$$L = \frac{(V_{IN} - V_{OUT})}{\Delta I} \bullet T_{ON}$$

where  $T_{ON}$  is the ON time of the internal switch, given by D  $\cdot$  T.

For example, with  $V_{OUT}$  = 3.3 V,  $V_{IN}$  = 12 V and  $\Delta I_{O}$  = 0.3 A, the inductor value is about 35  $\mu H$ .

The peak current through the inductor is given by:

#### **Equation 20**

$$I_{PK} = I_O + \frac{\Delta I}{2}$$

and it can be observed that if the inductor value decreases, the peak current (which must be lower than the current limit of the device) increases. So, when the peak current is fixed, a higher inductor value allows a higher value for the output current.

In Table 4: Inductor selection, some inductor manufacturers are listed.

Table 4. Inductor selection

Manufacturer	Series	Inductor value (μH)	Saturation current (A)
Coilcraft	DO1813HC	22 to 33	1 to 1.2
Colletait	DO3316	33 to 47	1.6 to 2

Manufacturer	Series	Inductor value (μH)	Saturation current (A)
Coiltronics	UP1B	22 to 33	1 to 1.2
Controllics	UP2B	33 to 47	1.7 to 2
ВІ	HM76-2	22 to 33	1 to 1.2
ы	HM76-3	33 to 47	2 to 2.5
Murata	LQN6C	22 to 33	0.9 to 1.2
Panasonic	ELLATV	22 to 47	1.4 to 2.05
Sumida	CR75	22 to 33	1.2 to 1.5
Epcos	B82476	33 to 47	1.6 to 2
Wurth Elektronik	744561	33 to 47	1.6 to 2

Table 4. Inductor selection (continued)

#### 5.2 Layout considerations

The layout of switching DC-DC converters is very important to minimize noise and interference. Power-generating portions of the layout are the main cause of noise and so high switching current loop areas should be kept as small as possible and lead lengths as short as possible.

High impedance paths (in particular the feedback connections) are susceptible to interference, so they should be as far as possible from the high current paths. A layout example is provided in *Figure 13* below.

The input and output loops are minimized to avoid radiation and high frequency resonance problems. The feedback pin connections to the external divider are very close to the device to avoid pick-up noise. Moreover the GND pin of the device is connected to the ground plane directly with VIA on the bottom side of the PCB.




Figure 13. Layout example

#### 5.3 Thermal considerations

The dissipated power of the device is tied to three different sources:

• switching losses due to the not negligible R<sub>DSON</sub>. These are equal to:

#### **Equation 21**

$$P_{ON} = R_{DS(on)} \cdot (I_{OUT})^2 \cdot D$$

Where D is the duty cycle of the application. Note that the duty cycle is theoretically given by the ratio between  $V_{OUT}$  and  $V_{IN}$ , but in practice it is substantially higher than this value to compensate for the losses of the overall application. For this reason, the switching losses related to the  $R_{DSON}$  increase compared to an ideal case.

 Switching losses due to turning ON and OFF. These are derived using the following equation:

#### **Equation 22**

$$P_{SW} = V_{IN} \bullet I_{OUT} \bullet \frac{(T_{ON} + T_{OFF})}{2} \bullet F_{SW} = V_{IN} \bullet I_{OUT} \bullet T_{SW} \bullet F_{SW}$$

where  $T_{ON}$  and  $T_{OFF}$  are the overlap times of the voltage across the power switch and the current flowing into it during the turn ON and turn OFF phases.  $T_{SW}$  is the equivalent switching time.

Quiescent current losses.

#### **Equation 23**

$$P_Q = V_{IN} \cdot I_Q$$

Where I<sub>O</sub> is the quiescent current.

- Example:
  - $V_{IN} = 5 V$
  - $V_{OLIT} = 3.3 V$
  - $I_{OLIT} = 1 A$

 $R_{DSON}$  has a typical value of 0.25  $\Omega$  @ 25 °C and increases up to a maximum value of 0.5  $\Omega$  @ 150 °C. We can consider a value of 0.4  $\Omega$ .

 $T_{SW}$  is approximately 120 ns.  $I_Q$  has a typical value of 2.5 mA @  $V_{IN}$  = 12 V. The overall losses are:

#### **Equation 24**

$$P_{TOT} = R_{DSON} \cdot (I_{OUT})^2 \cdot D + V_{IN} \cdot I_{OUT} \cdot T_{SW} \cdot F_{SW} + V_{IN} \cdot I_{Q} = 0.4 \cdot 1^2 \cdot 0.7 + 5 \cdot 1 \cdot 120 \cdot 10^{-9} \cdot 250 \cdot 10^3 + 5 \cdot 2.5 \cdot 10^{-3} \approx 0.44W$$

The junction temperature of the device will be:

#### **Equation 25**

$$T_{J} = T_A + Rth_{J-A} \cdot P_{TOT}$$

where  $T_A$  is the ambient temperature and  $Rth_{J-A}$  is the thermal resistance junction-to-ambient.

Considering the device in an SO-8 package mounted on the board with a good groundplane, that it has a thermal resistance-junction to-ambient (Rth $_{J-A}$ ) of about 115 °C/W and an ambient temperature of about 70 °C.

#### **Equation 26**

$$T_{\perp} = 70 + 0.44 \cdot 115 \cong 121^{\circ}C$$

#### 5.4 Short-circuit protection

In overcurrent protection mode, when the peak current reaches the current limit, the device reduces the  $T_{ON}$  down to its minimum value (approximately 250 ns) and the switching frequency to approximately one third of its nominal value (see *Section 2.4: Current protection*). In these conditions, the duty cycle is strongly reduced and, in most of applications, this is enough to limit the current to  $I_{LIM}$ . In any event, in case of heavy short-circuit at the output ( $V_{OUT}=0$  V) and depending on the application conditions ( $V_{CC}$  value and parasitic effect of external components) the current peak could reach values higher than  $I_{LIM}$ .

This can be understood considering the inductor current ripple during the ON and OFF phases:

ON phase

#### **Equation 27**

$$\Delta I_{L} = \frac{(V_{IN} - V_{out} - DCR_{L} \bullet I)}{L} \bullet T_{ON}$$

OFF phase

#### **Equation 28**

$$\Delta I_{L} = \frac{(V_{D} + V_{out} + DCR_{L} \bullet I)}{L} \bullet T_{OFF}$$

where  $V_D$  is the voltage drop across the diode, and DCR $_L$  is the series resistance of the inductor.

In short-circuit conditions,  $V_{OUT}$  is negligible. So, during the  $T_{OFF}$  the voltage applied to the inductor is very small and it may be that the current ripple in this phase does not compensate for the current ripple during the  $T_{ON}$ .

The maximum current peak can be easily measured through the inductor with  $V_{OUT}=0~V$  (short-circuit) and  $V_{CC}=V_{IN}$ max. In cases where the application must sustain the short-circuit condition for an extended period, the external components (mainly the inductor and diode) must be selected based on this value.





Figure 14. Short-circuit current (V<sub>IN</sub> = 25 V)

Figure 15. Short-circuit current (V<sub>IN</sub> = 30 V)



In *Figure 14* and *Figure 15*, for example, it can be observed that when the input voltage increases for a given component list, the current peak increases also. The current limit is immediately triggered but the current peak increases until the current ripple during the  $T_{OFF}$  is equal to the current ripple during the  $T_{ON}$ .

### 5.5 Application circuit

*Figure 16* shows the demonstration board application circuit for the device in the SMD version, where the input supply voltage,  $V_{CC}$ , can range from 4.4 V to 25 V due to the rated voltage of the input capacitor and the output voltage is adjustable from 1.235 V to  $V_{CC}$ .


3.3V VREF VOUT=3.3V L1 33∝H OUT VIN = 4.4V to 25V VCC D1 → STPS2L25U R1 5.6K L5970D SYNC. C2 FΒ 100∞F 10V COMP C1 10∝F 25V CERAMIC C4 22nF GND R2 3.3K СЗ 220pF AM00017v1

Figure 16. Demonstration board application circuit

Table 5. Component list

Reference	Part number	Description	Manufacturer
C1	GRM32DR61E106KA12L	10 μF, 25 V	Murata
C2	POSCAP 10TPB100M	100 μF, 10 V	Sanyo
C3	C1206C221J5GAC	220 pF, 5%, 50 V	KEMET
C4	C1206C223K5RAC	22 nF, 10%, 50 V	KEMET
R1		5.6 K, 1%, 0.1 W 0603	Neohm
R2		3.3 K, 1%, 0.1 W 0603	Neohm
R3		4.7 K, 1%, 0.1 W 0603	Neohm
D1	STPS2L25U	2 A, 25 V	STMicroelectronics
L1	DO3316P-333	33 μH, 2 A	Coilcraft

Figure 17. PCB layout (component side)



**577** 

Figure 18. PCB layout (bottom side)





Figure 19. PCB layout (front side)



Below, some graphs are provided which show the  $T_j$  versus output current in different input and output voltage conditions, as well as some efficiency measurements.

Figure 20. Junction temperature vs. output current ( $V_{CC} = 5 \text{ V}$ )




Figure 21. Junction temperature vs. output current (V<sub>CC</sub> = 12 V)





Figure 22. Junction temperature vs. output current ( $V_{CC} = 24 \text{ V}$ )

Figure 23. Efficiency vs. output current ( $V_{CC} = 5 \text{ V}$ )







Figure 24. Junction temperature vs. output current (V<sub>CC</sub> = 12 V)



Application ideas AN1330


### 6 Application ideas

#### 6.1 Positive buck-boost regulator

The device can be used to implement a step-up/down converter with a positive output voltage. *Figure 25* below shows the schematic diagram of this topology for an output voltage of 12 V.

The input voltage can range from 5 V and 35 V. The output voltage is given by  $V_O=V_{IN}$ . D/(1-D), where D is duty cycle. The maximum output current is given by  $I_{OUT}=1\times$  (1-D). The current capability is reduced by the term (1-D) and so, for example, with a duty cycle of 0.5, the maximum output current deliverable to the load is 0.5 A. This is due to the fact that the current flowing trough the internal power switch is delivered to the output only during the OFF phase.


Figure 25. Positive buck-boost regulator



### 6.2 Buck-boost regulator

In Figure 26, the schematic circuit for a standard buck-boost topology is shown. The output voltage is given by  $V_O = -V_{IN} \cdot D/(1-D)$ . The maximum output current is equal to  $I_{OUT} = 1 \cdot (1-D)$ , for the same reason as that of the up-down converter. An important thing to take into account is that the ground pin of the device is connected to the negative output voltage. Therefore, the device is subjected to a voltage equal to  $V_{IN}$ - $V_O$ , that has to be lower than 36 V (the maximum operating input voltage).

Figure 26. Buck-boost regulator



AN1330 **Application ideas** 

#### 6.3 Dual output voltage with auxiliary winding

When two output voltages are required, it is possible to create a dual output voltage converter by using a coupled inductor. During the ON phase, the current is delivered to V<sub>OUT</sub> while D2 is reverse-biased.

During the OFF phase, the current is delivered through the auxiliary winding to the output voltage V<sub>OUT1</sub>. This is possible only if the magnetic core has stored sufficient energy. So, to be certain that the application is working properly, the load related to the second output V<sub>OUT1</sub> should be much lower than the load related to V<sub>OUT</sub>.




Figure 27. Dual output voltage with auxiliary winding

#### 6.4 Synchronization example

Two or more devices (up to 6) can be synchronized simply by connecting the synchronization pins. In this case, the device with a slightly higher switching frequency value will work as master and the ones with a slightly lower switching frequency values will work as a slaves.

The device can also be synchronized from an external source. In this case the logic signal must have a frequency higher than the internal switching frequency of the device (250 kHz).




Figure 28. Synchronization example

## 7 Compensation network with MLCC (multiple layer ceramic capacitor) at the output

MLCCs with values in the range of 10  $\mu$ F-22  $\mu$ F and rated voltages in the range of 10 V-25 V are available today at relatively low cost from many manufacturers.

These capacitors have very low ESR values (a few  $m\Omega$ ) and thus are occasionally used for the output filter in order to reduce the voltage ripple and the overall size of the application.

However, a very low ESR value affects the compensation of the loop (see *Section 4: Closing the loop*) and in order to keep the system stable, a more complicated compensation network may be required. *Figure 29* shows an example of a compensation network that stabilizes the system with ceramic capacitors at the output (the optimum component value depends on the application).




Figure 29. MLCC compensation network example

### 7.1 External SOFT\_START network

At the start-up, the device can quickly increase the current up to the current limit in order to charge the output capacitor. If a soft ramp-up of the output voltage is required, an external soft-start network can be implemented as shown in *Figure 30*.

The capacitor C is charged up to an external reference (through R), and the B<sub>JT</sub> clamps the COMP pin.

This clamps the duty cycle, limiting the slew rate of the output voltage.

33uH Coilcraft VOUT=3.3V VIN=4.4V to 25V OUT Vcc <del>∫</del>8 QVREF STPS2L25U L5970D СОМР FB 5 C1 10uF 25V CERAMIC C2 100uF 10V GND INH AM00026v1

Figure 30. Soft start network example

Revision history AN1330

### 8 Revision history

Table 6. Document revision history

Date	Revision	Changes
22-May-2007	2	<ul> <li>the document has been reformatted</li> <li>Section 4: Closing the loop modified</li> <li>Minor text changes</li> </ul>
19-May-2008	3	<ul><li>Restructured document sections</li><li>Minor text changes</li></ul>

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

