

# MJE13005G

## SWITCHMODE™ Series NPN Silicon Power Transistors

These devices are designed for high-voltage, high-speed power switching inductive circuits where fall time is critical. They are particularly suited for 115 and 220 V SWITCHMODE applications such as Switching Regulator's, Inverters, Motor Controls, Solenoid/Relay drivers and Deflection circuits.

### Features

- $V_{CE(sus)}$  400 V
- Reverse Bias SOA with Inductive Loads @  $T_C = 100^\circ\text{C}$
- Inductive Switching Matrix 2 to 4 A, 25 and  $100^\circ\text{C}$   $t_c$  @ 3A,  $100^\circ\text{C}$  is 180 ns (Typ)
- 700 V Blocking Capability
- SOA and Switching Applications Information
- These Devices are Pb-Free and are RoHS Compliant\*

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector-Emitter Voltage	$V_{CE(sus)}$	400	Vdc
Collector-Emitter Voltage	$V_{CEV}$	700	Vdc
Emitter-Base Voltage	$V_{EBO}$	9	Vdc
Collector Current – Continuous	$I_C$	4	Adc
– Peak (Note 1)	$I_{CM}$	8	
Base Current – Continuous	$I_B$	2	Adc
– Peak (Note 1)	$I_{BM}$	4	
Emitter Current – Continuous	$I_E$	6	Adc
– Peak (Note 1)	$I_{EM}$	12	
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	2 0.016	W W/ $^\circ\text{C}$
Total Device Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	75 0.6	W W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	$T_J, T_{stg}$	-65 to +150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Characteristics	Symbol	Max	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 5 Seconds	$T_L$	275	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq 10\%$ .


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®


<http://onsemi.com>

**4 AMPERE  
NPN SILICON  
POWER TRANSISTOR  
400 VOLTS – 75 WATTS**



TO-220AB  
CASE 221A-09  
STYLE 1

### MARKING DIAGRAM



A = Assembly Location  
Y = Year  
WW = Work Week  
G = Pb-Free Package

### ORDERING INFORMATION

Device	Package	Shipping
MJE13005G	TO-220 (Pb-Free)	50 Units / Rail

# MJE13005G

## ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b> (Note 2)					
Collector–Emitter Sustaining Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 0)	V <sub>CEO(sus)</sub>	400	–	–	Vdc
Collector Cutoff Current (V <sub>CEV</sub> = Rated Value, V <sub>BE(off)</sub> = 1.5 Vdc) (V <sub>CEV</sub> = Rated Value, V <sub>BE(off)</sub> = 1.5 Vdc, T <sub>C</sub> = 100°C)	I <sub>CEV</sub>	–	–	1 5	mAdc
Emitter Cutoff Current (V <sub>EB</sub> = 9 Vdc, I <sub>C</sub> = 0)	I <sub>EBO</sub>	–	–	1	mAdc

## SECOND BREAKDOWN

Second Breakdown Collector Current with base forward biased	I <sub>S/b</sub>	–	See Figure 11		
Clamped Inductive SOA with Base Reverse Biased	RBSOA	–	See Figure 12		

## ON CHARACTERISTICS

 (Note 2)

DC Current Gain (I <sub>C</sub> = 1 Adc, V <sub>CE</sub> = 5 Vdc) (I <sub>C</sub> = 2 Adc, V <sub>CE</sub> = 5 Vdc)	h <sub>FE</sub>	10 8	– –	60 40	–
Collector–Emitter Saturation Voltage (I <sub>C</sub> = 1 Adc, I <sub>B</sub> = 0.2 Adc) (I <sub>C</sub> = 2 Adc, I <sub>B</sub> = 0.5 Adc) (I <sub>C</sub> = 4 Adc, I <sub>B</sub> = 1 Adc) (I <sub>C</sub> = 2 Adc, I <sub>B</sub> = 0.5 Adc, T <sub>C</sub> = 100°C)	V <sub>CE(sat)</sub>	– – – –	– – – –	0.5 0.6 1 1	Vdc
Base–Emitter Saturation Voltage (I <sub>C</sub> = 1 Adc, I <sub>B</sub> = 0.2 Adc) (I <sub>C</sub> = 2 Adc, I <sub>B</sub> = 0.5 Adc) (I <sub>C</sub> = 2 Adc, I <sub>B</sub> = 0.5 Adc, T <sub>C</sub> = 100°C)	V <sub>BE(sat)</sub>	– – –	– – –	1.2 1.6 1.5	Vdc

## DYNAMIC CHARACTERISTICS

Current–Gain – Bandwidth Product (I <sub>C</sub> = 500 mAdc, V <sub>CE</sub> = 10 Vdc, f = 1 MHz)	f <sub>T</sub>	4	–	–	MHz
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f = 0.1 MHz)	C <sub>ob</sub>	–	65	–	pF

## SWITCHING CHARACTERISTICS

Resistive Load (Table 2)						
Delay Time	(V <sub>CC</sub> = 125 Vdc, I <sub>C</sub> = 2 A, I <sub>B1</sub> = I <sub>B2</sub> = 0.4 A, t <sub>p</sub> = 25 μs, Duty Cycle ≤ 1%)	t <sub>d</sub>	–	0.025	0.1	μs
Rise Time		t <sub>r</sub>	–	0.3	0.7	μs
Storage Time		t <sub>s</sub>	–	1.7	4	μs
Fall Time		t <sub>f</sub>	–	0.4	0.9	μs
Inductive Load, Clamped (Table 2, Figure 13)						
Voltage Storage Time	(I <sub>C</sub> = 2 A, V <sub>clamp</sub> = 300 Vdc, I <sub>B1</sub> = 0.4 A, V <sub>BE(off)</sub> = 5 Vdc, T <sub>C</sub> = 100°C)	t <sub>sv</sub>	–	0.9	4	μs
Crossover Time		t <sub>c</sub>	–	0.32	0.9	μs
Fall Time		t <sub>fi</sub>	–	0.16	–	μs

2. Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.

# MJE13005G




Figure 1. DC Current Gain




Figure 2. Collector Saturation Region




Figure 3. Base-Emitter Voltage




Figure 4. Collector-Emitter Saturation Voltage




Figure 5. Collector Cutoff Region




Figure 6. Capacitance




Figure 7. Inductive Switching Measurements

Table 1. Typical Inductive Switching Performance

$I_C$ AMP	$T_C$ °C	$t_{sv}$ ns	$t_{rv}$ ns	$t_{fi}$ ns	$t_{ti}$ ns	$t_c$ ns
2	25 100	600 900	70 110	100 240	80 130	180 320
3	25 100	650 950	60 100	140 330	60 100	200 350
4	25 100	550 850	70 110	160 350	100 160	220 390

NOTE: All Data recorded in the inductive Switching Circuit In Table 2.

## SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

$t_{sv}$  = Voltage Storage Time, 90%  $I_{B1}$  to 10%  $V_{clamp}$

$t_{rv}$  = Voltage Rise Time, 10–90%  $V_{clamp}$

$t_{fi}$  = Current Fall Time, 90–10%  $I_C$

$t_{ti}$  = Current Tail, 10–2%  $I_C$

$t_c$  = Crossover Time, 10%  $V_{clamp}$  to 10%  $I_C$

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC} I_C (t_c) f$$

In general,  $t_{rv} + t_{fi} \approx t_c$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a “SWITCHMODE” transistor are the inductive switching speeds ( $t_c$  and  $t_{sv}$ ) which are guaranteed at 100°C.

## RESISTIVE SWITCHING PERFORMANCE




Figure 8. Turn-On Time




Figure 9. Turn-Off Time

# MJE13005G

Table 2. Test Conditions for Dynamic Performance

REVERSE BIAS SAFE OPERATING AREA AND INDUCTIVE SWITCHING			RESISTIVE SWITCHING
TEST CIRCUITS	<p>DUTY CYCLE <math>\leq 10\%</math> <math>t_r, t_f \leq 10 \text{ ns}</math></p> <p>NOTE PW and <math>V_{CC}</math> Adjusted for Desired <math>I_C</math> <math>R_B</math> Adjusted for Desired <math>I_{B1}</math></p>		
CIRCUIT VALUES	<p>Coil Data: Ferroxcube Core #6656 Full Bobbin (~16 Turns) #16</p> <p>GAP for 200 <math>\mu\text{H}/20 \text{ A}</math> <math>L_{\text{coil}} = 200 \mu\text{H}</math></p> <p><math>V_{CC} = 20 \text{ V}</math> <math>V_{\text{clamp}} = 300 \text{ Vdc}</math></p>		<p><math>V_{CC} = 125 \text{ V}</math> <math>R_C = 62 \Omega</math> <math>D1 = 1\text{N}5820 \text{ or Equiv.}</math> <math>R_B = 22 \Omega</math></p>
TEST WAVEFORMS	<p>OUTPUT WAVEFORMS</p> <p><math>t_1</math> ADJUSTED TO OBTAIN <math>I_C</math></p> $t_1 \approx \frac{L_{\text{coil}} (I_{C(pk)})}{V_{CC}}$ $t_2 \approx \frac{L_{\text{coil}} (I_{C(pk)})}{V_{\text{clamp}}}$ <p>Test Equipment Scope-Tektronics 475 or Equivalent</p>		<p><math>t_r, t_f &lt; 10 \text{ ns}</math> Duty Cycle = 1.0% <math>R_B</math> and <math>R_C</math> adjusted for desired <math>I_B</math> and <math>I_C</math></p>




Figure 10. Typical Thermal Response [ $Z_{\theta JC}(t)$ ]

## SAFE OPERATING AREA INFORMATION

The Safe Operating Area Figures 11 and 12 are specified ratings for these devices under the test conditions shown.




Figure 11. Forward Bias Safe Operating Area

### FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \geq 25^\circ\text{C}$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

$T_{J(pk)}$  may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.




Figure 12. Reverse Bias Switching Safe Operating Area

### REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete RBSOA characteristics.





Figure 13. Forward Bias Power Derating

# MECHANICAL CASE OUTLINE


## PACKAGE DIMENSIONS

ON Semiconductor®



### TO-220 CASE 221A-09 ISSUE AJ

DATE 05 NOV 2019



#### NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 2009.
2. CONTROLLING DIMENSION: INCHES
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.
4. MAX WIDTH FOR F102 DEVICE = 1.35MM

DIM	INCHES		MILLIMETERS	
	MIN.	MAX.	MIN.	MAX.
A	0.570	0.620	14.48	15.75
B	0.380	0.415	9.66	10.53
C	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.60	4.09
G	0.095	0.105	2.42	2.66
H	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.41
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	----	1.15	---
Z	----	0.080	---	2.04

#### STYLE 1:

- PIN 1. BASE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

#### STYLE 2:

- PIN 1. BASE  
2. EMITTER  
3. COLLECTOR  
4. EMITTER

#### STYLE 3:

- PIN 1. CATHODE  
2. ANODE  
3. GATE  
4. ANODE

#### STYLE 4:

- PIN 1. MAIN TERMINAL 1  
2. MAIN TERMINAL 2  
3. GATE  
4. MAIN TERMINAL 2

#### STYLE 5:

- PIN 1. GATE  
2. DRAIN  
3. SOURCE  
4. DRAIN

#### STYLE 6:

- PIN 1. ANODE  
2. CATHODE  
3. ANODE  
4. CATHODE

#### STYLE 7:

- PIN 1. CATHODE  
2. ANODE  
3. CATHODE  
4. ANODE

#### STYLE 8:

- PIN 1. CATHODE  
2. ANODE  
3. EXTERNAL TRIP/DELAY  
4. ANODE

#### STYLE 9:

- PIN 1. GATE  
2. COLLECTOR  
3. EMITTER  
4. COLLECTOR

#### STYLE 10:

- PIN 1. GATE  
2. SOURCE  
3. DRAIN  
4. SOURCE

#### STYLE 11:

- PIN 1. DRAIN  
2. SOURCE  
3. GATE  
4. SOURCE

#### STYLE 12:

- PIN 1. MAIN TERMINAL 1  
2. MAIN TERMINAL 2  
3. GATE  
4. NOT CONNECTED

DOCUMENT NUMBER: 98ASB42148B

Electronic versions are uncontrolled except when accessed directly from the Document Repository.  
Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: TO-220

PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Email Requests to: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**onsemi Website:** [www.onsemi.com](http://www.onsemi.com)

### TECHNICAL SUPPORT

**North American Technical Support:**

Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:**

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative