

# HEF4069UB

## Hex inverter

Rev. 04 — 4 July 2008

Product data sheet

## 1. General description

The HEF4069UB is a general purpose hex inverter. Each inverter has a single stage.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$  (usually ground). Unused inputs must be connected to  $V_{DD}$ ,  $V_{SS}$ , or another input.

It is suitable for use over both the industrial ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) and automotive ( $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ) temperature ranges.

## 2. Features

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the automotive temperature range from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Complies with JEDEC standard JESD 13-B
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - ◆ MM JESD22-A115-A exceeds 200 V

## 3. Applications

- Oscillator
- Automotive and industrial

## 4. Ordering information

**Table 1. Ordering information**

All types operate from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

Type number	Package		
	Name	Description	Version
HEF4069UBP	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
HEF4069UBT	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
HEF4069UBTT	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1

## 5. Functional diagram




Fig 1. Functional diagram




Fig 2. Schematic diagram (one inverter)

## 6. Pinning information

### 6.1 Pinning




Fig 3. Pin configuration

### 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1A to 6A	1, 3, 5, 9, 11, 13	input
1Y to 6Y	2, 4, 6, 8, 10, 12	output
V <sub>SS</sub>	7	ground (0 V)
V <sub>DD</sub>	14	supply voltage

## 7. Limiting values

**Table 3. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD</sub>	supply voltage		-0.5	+18	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0.5 V or V <sub>I</sub> > V <sub>DD</sub> + 0.5 V	-	±10	mA
V <sub>I</sub>	input voltage		-0.5	V <sub>DD</sub> + 0.5	V
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0.5 V or V <sub>O</sub> > V <sub>DD</sub> + 0.5 V	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>DD</sub>	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+125	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to +125 °C			
		DIP14	[1]	-	mW
		SO14	[2]	-	mW
		TSSOP14	[3]	-	mW
P	power dissipation	per output	-	100	mW

[1] For DIP14 packages: above T<sub>amb</sub> = 70 °C, P<sub>tot</sub> derates linearly with 12 mW/K.[2] For SO14 packages: above T<sub>amb</sub> = 70 °C, P<sub>tot</sub> derates linearly with 8 mW/K.[3] For TSSOP14 packages: above T<sub>amb</sub> = 60 °C, P<sub>tot</sub> derates linearly with 5.5 mW/K.

## 8. Recommended operating conditions

**Table 4. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>DD</sub>	supply voltage		3	-	15	V
V <sub>I</sub>	input voltage		0	-	V <sub>DD</sub>	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>DD</sub> = 5 V	-	-	3.75	ns/V
		V <sub>DD</sub> = 10 V	-	-	0.5	ns/V
		V <sub>DD</sub> = 15 V	-	-	0.08	ns/V

## 9. Static characteristics

**Table 5. Static characteristics** $V_{SS} = 0 \text{ V}$ ;  $V_I = V_{SS}$  or  $V_{DD}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	$T_{amb} = -40^\circ\text{C}$		$T_{amb} = +25^\circ\text{C}$		$T_{amb} = +85^\circ\text{C}$		$T_{amb} = +125^\circ\text{C}$		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
$V_{IH}$	HIGH-level input voltage	$ I_{ol}  < 1 \mu\text{A}$	5 V	4	-	4	-	4	-	4	-	V
			10 V	8	-	8	-	8	-	8	-	V
			15 V	12.5	-	12.5	-	12.5	-	12.5	-	V
$V_{IL}$	LOW-level input voltage	$ I_{ol}  < 1 \mu\text{A}$	5 V	-	1	-	1	-	1	-	1	V
			10 V	-	2	-	2	-	2	-	2	V
			15 V	-	2.5	-	2.5	-	2.5	-	2.5	V
$V_{OH}$	HIGH-level output voltage	$ I_{ol}  < 1 \mu\text{A}$	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
$V_{OL}$	LOW-level output voltage	$ I_{ol}  < 1 \mu\text{A}$	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
$I_{OH}$	HIGH-level output current	$V_O = 2.5 \text{ V}$	5 V	-1.7	-	-1.4	-	-1.1	-	-1.1	-	mA
		$V_O = 4.6 \text{ V}$	5 V	-0.64	-	-0.5	-	-0.36	-	-0.36	-	mA
		$V_O = 9.5 \text{ V}$	10 V	-1.6	-	-1.3	-	-0.9	-	-0.9	-	mA
		$V_O = 13.5 \text{ V}$	15 V	-4.2	-	-3.4	-	-2.4	-	-2.4	-	mA
$I_{OL}$	LOW-level output current	$V_O = 0.4 \text{ V}$	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
		$V_O = 0.5 \text{ V}$	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
		$V_O = 1.5 \text{ V}$	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
$I_I$	input leakage current	15 V	-	$\pm 0.1$	-	$\pm 0.1$	-	$\pm 1.0$	-	$\pm 1.0$	-	$\mu\text{A}$
$I_{DD}$	supply current all valid input combinations; $I_O = 0 \text{ A}$	5 V	-	0.25	-	0.25	-	7.5	-	7.5	-	$\mu\text{A}$
		10 V	-	0.5	-	0.5	-	15.0	-	15.0	-	$\mu\text{A}$
		15 V	-	1.0	-	1.0	-	30.0	-	30.0	-	$\mu\text{A}$
$C_I$	input capacitance digital inputs	-	-	-	-	7.5	-	-	-	-	-	pF

## 10. Dynamic characteristics

**Table 6. Dynamic characteristics** $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ;  $t_r = t_f \leq 20 \text{ ns}$ ; for test circuit see [Figure 5](#).

Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula [1]	Min	Typ	Max	Unit
$t_{PHL}$	HIGH to LOW propagation delay	nA to nY; see <a href="#">Figure 4</a>	5 V	$18 + 0.55 \times C_L$	-	45	90	ns
			10 V	$9 + 0.23 \times C_L$	-	20	40	ns
			15 V	$7 + 0.16 \times C_L$	-	15	25	ns

**Table 6. Dynamic characteristics ...continued** $T_{amb} = 25^\circ C; C_L = 50 \text{ pF}; t_r = t_f \leq 20 \text{ ns}$ ; for test circuit see [Figure 5](#).


Symbol	Parameter	Conditions	V <sub>DD</sub>	Extrapolation formula <sup>[1]</sup>	Min	Typ	Max	Unit
t <sub>PLH</sub>	LOW to HIGH propagation delay	nA to nY; see <a href="#">Figure 4</a>	5 V	$13 + 0.55 \times C_L$	-	40	80	ns
			10 V	$9 + 0.23 \times C_L$	-	20	40	ns
			15 V	$7 + 0.16 \times C_L$	-	15	30	ns
t <sub>THL</sub>	HIGH to LOW output transition time	output nY; see <a href="#">Figure 4</a>	5 V	$10 + 1.0 \times C_L$	-	60	120	ns
			10 V	$9 + 0.42 \times C_L$	-	30	60	ns
			15 V	$6 + 0.28 \times C_L$	-	20	40	ns
t <sub>TLH</sub>	LOW to HIGH output transition time	output nY; see <a href="#">Figure 4</a>	5 V	$10 + 1.00 \times C_L$	-	60	120	ns
			10 V	$9 + 0.42 \times C_L$	-	30	60	ns
			15 V	$6 + 0.28 \times C_L$	-	20	40	ns

[1] The typical value of the propagation delay and output transition time can be calculated with the extrapolation formula ( $C_L$  in pF).

**Table 7. Dynamic power dissipation** $V_{SS} = 0 \text{ V}; t_r = t_f \leq 20 \text{ ns}; T_{amb} = 25^\circ C.$ 

Symbol	Parameter	V <sub>DD</sub>	Typical formula	where
P <sub>D</sub>	dynamic power dissipation	5 V	$P_D = 600 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2 (\mu\text{W})$	$f_i$ = input frequency in MHz;
		10 V	$P_D = 4000 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2 (\mu\text{W})$	$f_o$ = output frequency in MHz;
		15 V	$P_D = 22000 \times f_i + \Sigma(f_o \times C_L) \times V_{DD}^2 (\mu\text{W})$	$C_L$ = output load capacitance in pF; $\Sigma(f_o \times C_L)$ = sum of the outputs; $V_{DD}$ = supply voltage in V.


## 11. Waveforms



Measurement points:  $V_M = 0.5V_{DD}$ .

Logic levels:  $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

**Fig 4. Propagation delay and transition times**



001aag182

Definitions for test circuit:

$V_{DD}$  = 5 V to 15 V;


$V_I$  =  $V_{SS}$  or  $V_{DD}$ ;

$C_L$  = load capacitance including jig and probe capacitance = 50 pF;


$R_T$  = termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator;

**Fig 5. Test circuit**


### 11.1 Transfer characteristics



a.  $V_{DD} = 5 \text{ V}$ ;  $I_O = 0 \text{ A}$



b.  $V_{DD} = 10 \text{ V}$ ;  $I_O = 0 \text{ A}$



c.  $V_{DD} = 15 \text{ V}$ ;  $I_O = 0 \text{ A}$

(1)  $V_O$  = output voltage.

(2)  $I_D$  = drain current.

**Fig 6. Typical transfer characteristics**

## 12. Application information

Some examples of applications for the HEF4069UB.

[Figure 7](#) shows an astable relaxation oscillator using two HEF4069UB inverters and 2 BAW62 diodes. The oscillation frequency is mainly determined by  $R1 \times C1$ , provided  $R1 \ll R2$  and  $R2 \times C2 \ll R1 \times C1$ .

The function of  $R2$  is to minimize the influence of the forward voltage across the protection diodes on the frequency;  $C2$  is a stray (parasitic) capacitance.

The period  $T_p$  is given by  $T_p = T_1 + T_2$ ,


where:

$$T_1 = R1C1In \frac{V_{DD} + V_{ST}}{V_{ST}}$$

$$T_2 = R1C1In \frac{2V_{DD} - V_{ST}}{V_{DD} - V_{ST}}$$


$V_{ST}$  = the signal threshold level of the inverter.

The period is fairly independent of  $V_{DD}$ ,  $V_{ST}$  and temperature. The duty factor, however, is influenced by  $V_{ST}$ .



**Fig 7. Astable relaxation oscillator**

[Figure 8](#) shows a crystal oscillator for frequencies up to 10 MHz using two HEF4069UB inverters. The second inverter amplifies the oscillator output voltage to a level sufficient to drive other Local Oxidation CMOS (LOCMOS) circuits.




001aag155


The output inverter is used to amplify the oscillator output voltage to a level sufficient to drive other LOCMOS circuits.

**Fig 8. Crystal oscillator**


[Figure 9](#) and [Figure 10](#) show voltage gain and supply current. [Figure 11](#) shows the test set-up and an example of an analog amplifier using one HEF4069UB.



**Fig 9. Typical voltage gain as a function of supply voltage**




**Fig 10. Typical supply current as a function of supply voltage**




**Fig 11. Test set-up**

[Figure 12](#) shows typical forward transconductance and [Figure 13](#) shows the test set-up.



- (1) Average.
- (2) Average +2σ; where: 'σ' is the standard deviation.
- (3) Average -2σ; where: 'σ' is the standard deviation.

**Fig 12. Typical forward transconductance as a function of supply voltage at T<sub>amb</sub> = 25 °C**



$$g_{fs} = \frac{dI_o}{dV_I} \text{ at } V_O \text{ is constant.}$$

Test data is given in [Table 8](#)

**Fig 13. Test set-up**


**Table 8. Test data**

Supply voltage	Input		
V <sub>DD</sub> 5 V to 15 V	V <sub>I</sub> V <sub>SS</sub> or V <sub>DD</sub>	f <sub>i</sub> 1 kHz	t <sub>r</sub> , t <sub>f</sub> ≤ 20 ns

## 13. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.02	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

**Note**

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT27-1	050G04	MO-001	SC-501-14			99-12-27 03-02-13

**Fig 14. Package outline SOT27-1 (DIP14)**

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1




Fig 15. Package outline SOT108-1 (SO14)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1




Fig 16. Package outline SOT402-1 (TSSOP14)

## 14. Abbreviations

**Table 9. Abbreviations**

Acronym	Description
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model

## 15. Revision history

**Table 10. Revision history**

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4069UB_4	20080704	Product data sheet	-	HEF4069UB_CNV_3
Modifications:		<ul style="list-style-type: none"> <li>• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>• Legal texts have been adapted to the new company name where appropriate.</li> <li>• Temperature range maximum increased from 85 °C to 125 °C throughout the data sheet.</li> <li>• Package SOT73 removed and bare die package added to <a href="#">Section 4 “Ordering information”</a> and <a href="#">Section 13 “Package outline”</a>.</li> <li>• <a href="#">Section 7 “Limiting values”</a> and <a href="#">Section 9 “Static characteristics”</a> added, taken from the HE4000B Family Specifications data sheet.</li> <li>• <a href="#">Section 9 “Static characteristics”</a> <math>I_{OH}</math>, <math>I_{OL}</math>, <math>I_I</math> and <math>I_{DD}</math> values updated.</li> <li>• Typical temperature coefficient for propagation delays and output transitions removed.</li> <li>• <a href="#">Section 14 “Abbreviations”</a> added.</li> </ul>		
HEF4069UB_CNV_3	19950101	Product specification	-	HEF4069UB_CNV_2
HEF4069UB_CNV_2	19950101	Product specification	-	-

## 16. Legal information

### 16.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 16.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfuction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 17. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 18. Contents

<b>1</b>	<b>General description</b>	<b>1</b>
<b>2</b>	<b>Features</b>	<b>1</b>
<b>3</b>	<b>Applications</b>	<b>1</b>
<b>4</b>	<b>Ordering information</b>	<b>1</b>
<b>5</b>	<b>Functional diagram</b>	<b>2</b>
<b>6</b>	<b>Pinning information</b>	<b>2</b>
6.1	Pinning	2
6.2	Pin description	2
<b>7</b>	<b>Limiting values</b>	<b>3</b>
<b>8</b>	<b>Recommended operating conditions</b>	<b>3</b>
<b>9</b>	<b>Static characteristics</b>	<b>4</b>
<b>10</b>	<b>Dynamic characteristics</b>	<b>4</b>
<b>11</b>	<b>Waveforms</b>	<b>5</b>
11.1	Transfer characteristics	7
<b>12</b>	<b>Application information</b>	<b>8</b>
<b>13</b>	<b>Package outline</b>	<b>11</b>
<b>14</b>	<b>Abbreviations</b>	<b>14</b>
<b>15</b>	<b>Revision history</b>	<b>14</b>
<b>16</b>	<b>Legal information</b>	<b>15</b>
16.1	Data sheet status	15
16.2	Definitions	15
16.3	Disclaimers	15
16.4	Trademarks	15
<b>17</b>	<b>Contact information</b>	<b>15</b>
<b>18</b>	<b>Contents</b>	<b>16</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

**PHILIPS**

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 4 July 2008

Document identifier: HEF4069UB\_4