

# LC<sup>2</sup>MOS **Precision Quad SPST Switches**

## ADG411/ADG412/ADG413

#### **FEATURES**

44 V supply maximum ratings ±15 V analog signal range Low on resistance ( $< 35 \Omega$ ) Ultralow power dissipation (35 µW) **Fast switching times** 

ton < 175 ns

toff < 145 ns

TTL-/CMOS-compatible

Plug-in replacement for DG411/DG412/DG413

#### **APPLICATIONS**

Audio and video switching **Automatic test equipment** Precision data acquisition **Battery-powered systems** Sample-and-hold systems **Communication systems** 

#### **GENERAL DESCRIPTION**

The ADG411, ADG412, and ADG413 are monolithic CMOS devices comprising four independently selectable switches. They are designed on an enhanced LC<sup>2</sup>MOS process which provides low power dissipation yet gives high switching speed and low on resistance.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. Fast switching speed coupled with high signal bandwidth also make the parts suitable for video signal switching. CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery-powered instruments.

The ADG411, ADG412, and ADG413 contain four independent SPST switches. The ADG411 and ADG412 differ only in that the digital control logic is inverted. The ADG411 switches are turned on with a logic low on the appropriate control input, while a logic high is required for the ADG412. The ADG413 has two switches with digital control logic similar to that of the ADG411 while the logic is inverted on the other two switches.

Each switch conducts equally well in both directions when on, and each has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action for use in multiplexer applications. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

#### **PRODUCT HIGHLIGHTS**

- 1. Extended signal range
  - The ADG411, ADG412, and ADG413 are fabricated on an enhanced LC2MOS, giving an increased signal range which extends fully to the supply rails.
- 2. Ultralow power dissipation
- 3. Low Ron
- 4. Break-before-make switching This prevents channel shorting when the switches are configured as a multiplexer.
- 5. Single-supply operation

For applications where the analog signal is unipolar, the ADG411, ADG412, and ADG413 can be operated from a single-rail power supply. The parts are fully specified with a single 12 V power supply and remain functional with single supplies as low as 5 V.

#### FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADG411




Figure 2. ADG412




Figure 3. ADG413

## **TABLE OF CONTENTS**

Specifications
Dual Supply
Single Supply4
Absolute Maximum Ratings
ESD Caution
Pin Configurations and Function Descriptions6
REVISION HISTORY
11/04—Rev. B to Rev. C
Format Updated
7/04—Rev. A to Rev. B
Changes to ORDERING GUIDE

Typical Performance Characteristics	7
Terminology	9
Applications	10
Test Circuits	11
Outline Dimensions	13
Ordering Guide	1.4

# **SPECIFICATIONS**

### **DUAL SUPPLY**

 $V_{DD}$  = 15 V  $\pm$  10%,  $V_{SS}$  = -15 V  $\pm$  10%,  $V_{L}$  = 5 V  $\pm$  10%, GND = 0 V, unless otherwise noted. <sup>1</sup>

Table 1.

		B Version		T Version		
Parameter	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		$V_{\text{DD}}$ to $V_{\text{SS}}$		$V_{\text{DD}}$ to $V_{\text{SS}}$	V	
R <sub>ON</sub>	25		25		Ωtyp	$V_D = \pm 8.5 \text{ V, } I_S = -10 \text{ mA;}$
	35	45	35	45	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
LEAKAGE CURRENTS						$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source OFF Leakage Is (OFF)	±0.1		±0.1		nA typ	$V_D = +15.5 \text{ V/}-15.5 \text{ V,}$ $V_S = -15.5 \text{ V/}+15.5 \text{ V;}$
	±0.25	±0.25	±0.25	±20	nA max	Figure 15
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.1		±0.1		nA typ	$V_D = +15.5 \text{ V}/-15.5 \text{ V},$ $V_S = -15.5 \text{ V}/+15.5 \text{ V};$
	±0.25	±5	±0.25	±20	nA max	Figure 15
Channel ON Leakage ID, Is (ON)	±0.1		±0.1		nA typ	$V_D = V_S = +15.5 \text{ V/}-15.5 \text{ V};$
	±0.4	±10	±0.4	± 40	nA max	Figure 16
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>		2.4		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8		0.8	V max	
Input Current						
I <sub>INL</sub> or I <sub>INH</sub>	0.005		0.005		μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
		±0.5		±0.5	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
ton	110		110		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
		175		175	ns max	$V_S = \pm 10 \text{ V}$ ; Figure 17
t <sub>OFF</sub>	100		100		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		145		145	ns max	$V_S = \pm 10 \text{ V}$ ; Figure 17
Break-Before-Make Time Delay, t <sub>D</sub> (ADG413 Only)	25		25		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_{S1} = V_{S2} = 10 V$ ; Figure 18
Charge Injection	5		5		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$ Figure 19
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 20
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 21
C <sub>s</sub> (OFF)	9		9		pF typ	f = 1 MHz
C <sub>D</sub> (OFF)	9		9		pF typ	f = 1 MHz
$C_D$ , $C_S$ (ON)	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V};$ Digital inputs = 0 V or 5 V
IDD	0.0001		0.0001		μA typ	
	1	5	1	5	μA max	
Iss	0.0001		0.0001		μA typ	
	1	5	1	5	μA max	
IL	0.0001		0.0001		μA typ	
	1	5	1	5	μA max	

 $<sup>^1</sup>$  Temperature ranges are as follows: B versions:  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ; T versions:  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ .  $^2$  Guaranteed by design; not subject to production test.

### **SINGLE SUPPLY**

 $V_{DD}$  = 12 V  $\pm$  10%,  $V_{SS}$  = 0 V,  $V_{L}$  = 5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.  $^{1}$ 

		B Version		T Version		
Parameter	+25°C	-40°C to +85°C	+25°C	−55°C to +125°C	Unit	Test Conditions/Comments
ANALOG SIGNAL RANGE		0 V to V <sub>DD</sub>		0 V to V <sub>DD</sub>	V	
Ron	40		40		Ω typ	$0 < V_D = 8.5 \text{ V, I}_S = -10 \text{ mA};$
	80	100	80	100	Ω max	$V_{DD} = 10.8 \text{ V}$
LEAKAGE CURRENTS						$V_{DD} = 13.2 \text{ V}$
Source OFF Leakage I₅ (OFF)	±0.1		±0.1		nA typ	$V_D = 12.2 \text{ V/1 V}, V_S = 1 \text{ V/12.2 V};$
	±0.25	±5	±0.25	±20	nA max	Figure 15
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.1		±0.1		nA typ	$V_D = 12.2 \text{ V/1 V}, V_S = 1 \text{ V/12.2 V};$
	±0.25	±5	±0.25	±20	nA max	Figure 15
Channel ON Leakage ID, Is (ON)	±0.1		±0.1		nA typ	$V_D = V_S = 12.2 \text{ V/1 V};$
	±0.4	±10	±0.4	±40	nA max	Figure 16
DIGITAL INPUTS						
Input High Voltage, VINH		2.4		2.4	V min	
Input Low Voltage, VINL		0.8		0.8	V max	
Input Current						
linl or linh	0.005		0.005		μA typ	V <sub>IN</sub> = V <sub>INL</sub> or V <sub>INH</sub>
		±0.5		±0.5	μA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
t <sub>on</sub>	175		175		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
		250		250	ns max	V <sub>s</sub> = 8 V; Figure 17
toff	95		95		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
		125		125	ns max	V <sub>s</sub> = 8 V; Figure 17
Break-Before-Make Time Delay, t <sub>D</sub> (ADG413 Only)	25		25		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ; $V_{51} = V_{52} = +10 V$ ; Figure 18
Charge Injection	25		25		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 10 \text{ nF};$ Figure 19
OFF Isolation	68		68		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 20
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; Figure 21
C <sub>s</sub> (OFF)	9		9		pF typ	f = 1 MHz
C <sub>D</sub> (OFF)	9		9		pF typ	f = 1 MHz
$C_D$ , $C_S$ (ON)	35		35		pF typ	f = 1 MHz
POWER REQUIREMENTS						V <sub>DD</sub> = 13.2 V; Digital inputs = 0 V or 5 V
I <sub>DD</sub>	0.0001		0.0001		μA typ	
	1	5	1	5	μA max	
I <sub>L</sub>	0.0001		0.0001		μA typ	
	1	5	1	5	μA max	$V_L = 5.25 \text{ V}$

 $<sup>^1</sup>$  Temperature ranges are as follows: B versions: –40°C to +85°C; T versions: –55°C to +125°C.  $^2$  Guaranteed by design; not subject to production test.

Table 3. Truth Table (ADG411/ADG412)

ADG411 In	ADG412 In	Switch Condition
0	1	ON
1	0	OFF

Table 4. Truth Table (ADG413)

Logic	Switch 1, 4	Switch 2, 3
0	OFF	ON
1	ON	OFF

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 5.

Ratings		
44 V		
-0.3 V to +25 V		
+0.3 V to -25 V		
$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$		
$V_{SS} - 2 V \text{ to } V_{DD} + 2 V \text{ or}$		
30 mA, whichever		
occurs first		
30 mA		
100 mA		
-40°C to +85°C		
−55°C to +125°C		
−65°C to +150°C		
150°C		
900 mW		
76°C/W		
300°C		
470 mW		
117°C/W		
260°C		
600 mW		
77°C/W		
450 mW		
115°C/W		
35°C/W		
215°C		
220°C		

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

### **Table 6. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1, 8, 9, 16	IN1-IN4	Logic Control Input.
2, 7, 10, 15	D1-D4	Drain Terminal. Can be an input or output.
3, 6, 11, 14	S1–S4	Source Terminal. Can be an input or output.
4	V <sub>SS</sub>	Most Negative Power Supply Potential in Dual Supplies. In single supply applications, it may be connected to GND.
5	GND	Ground (0 V) Reference.
12	$V_L$	Logic Power Supply (5 V).
13	$V_{\text{DD}}$	Most Positive Power Supply Potential.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) Dual Supplies




Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures




Figure 7. Leakage Currents as a Function of Temperature




Figure 8. On Resistance as a Function of  $V_D$  ( $V_S$ ) Single Supply




Figure 9. Supply Current vs. Input Switching Frequency




Figure 10. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




Figure 11. Off Isolation vs. Frequency




Figure 12. Crosstalk vs. Frequency

## **TERMINOLOGY**

Ron

Ohmic resistance between D and S.

Is (OFF)

Source leakage current with the switch OFF.

I<sub>D</sub> (OFF)

Drain leakage current with the switch OFF.

 $I_D$ ,  $I_S$  (ON)

Channel leakage current with the switch ON.

 $V_D(V_S)$ 

Analog voltage on terminals D, S.

Cs (OFF)

OFF switch source capacitance.

C<sub>D</sub> (OFF)

OFF switch drain capacitance.

 $C_D$ ,  $C_S$  (ON)

ON switch capacitance.

 $t_{ON}$ 

Delay between applying the digital control input and the output switching on.

 $t_{OFF}$ 

Delay between applying the digital control input and the output switching off.

 $\mathbf{t}_{\mathrm{D}}$ 

OFF time or ON time measured between the 90% points of both switches, when switching from one address state to another.

#### Crosstalk

A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.

#### **Off Isolation**

A measure of unwanted signal coupling through an OFF switch.

### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

### **APPLICATIONS**

Figure 13 illustrates a precise, fast, sample-and-hold circuit. An AD845 is used as the input buffer while the output operational amplifier is an AD711. During the track mode, SW1 is closed and the output  $V_{\rm OUT}$  follows the input signal  $V_{\rm IN}$ . In the hold mode, SW1 is opened and the signal is held by the hold capacitor  $C_{\rm H}$ .

Due to switch and capacitor leakage, the voltage on the hold capacitor decreases with time. The ADG411/ADG412/ADG413 minimizes this droop due to its low leakage specifications. The droop rate is further minimized by the use of a polystyrene hold capacitor. The droop rate for the circuit shown is typically 30  $\mu V/\mu s.$ 

A second switch, SW2, which operates in parallel with SW1, is included in this circuit to reduce pedestal error. Since both switches are at the same potential, they have a differential effect on the op amp AD711, which minimizes charge injection effects. Pedestal error is also reduced by the compensation network  $R_{\rm C}$  and  $C_{\rm C}$ . This compensation network also reduces

the hold time glitch while optimizing the acquisition time. Using the illustrated op amps and component values, the pedestal error has a maximum value of 5 mV over the  $\pm 10$  V input range. Both the acquisition and settling times are 850 ns.






Figure 13. Fast, Accurate Sample-and-Hold

## **TEST CIRCUITS**








Figure 15. Off Leakage





Figure 16. On Leakage







Figure 17. Switching Times






Figure 18. Break-Before-Make Time Delay




Figure 19. Charge Injection




Figure 20. Off Isolation





Figure 21. Channel-to-Channel Crosstalk

### **OUTLINE DIMENSIONS**



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 22. 16-Lead Ceramic Dual In-Line Package [CERDIP] (Q-16) Dimensions shown in inches and (millimeters)

10.00 (0.3937) 9.80 (0.3858) **A A A A A A** 6.20 (0.2441) 4.00 (0.1575) 5.80 (0.2283) 3.80 (0.1496) 1.27 (0.0500) BSC 1.75 (0.0689) 0.50 (0.0197) 1.35 (0.0531) 0.25 (0.0098) 0.25 (0.0098) 0.10 (0.0039) 0.51 (0.0201) SEATING 0 1.27 (0.0500) 0.25 (0.0098) 0.31 (0.0122) PLANE 0.40 (0.0157) 0.17 (0.0067)


COMPLIANT TO JEDEC STANDARDS MS-012AC
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 23. 16-Lead Standard Small Outline Package [SOIC] Narrow Body (R-16) Dimensions shown in millimeters and (inches)

5.10 5.00 4.90 A A A A 4.50 6.40 BSC 4.40 4.30 0.20 0.05 0.09 0.75 8° 0.30 0.60 0° 0.45 0.19 SEATING PI ANF COPLANARITY

**COMPLIANT TO JEDEC STANDARDS MO-153AB** 

Figure 24. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-095AC
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 25. 16-Lead Plastic Dual In-Line Package [PDIP] (N-16) Dimensions shown in inches and (millimeters)

### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG411BN	−40°C to +85°C	P-DIP	N-16
ADG411BR	-40°C to +85°C	SOIC	R-16A
ADG411BR-REEL	-40°C to +85°C	SOIC	R-16A
ADG411BR-REEL7	−40°C to +85°C	SOIC	R-16A
ADG411BRZ <sup>1</sup>	-40°C to +85°C	SOIC	R-16A
ADG411BRZ-REEL <sup>1</sup>	-40°C to +85°C	SOIC	R-16A
ADG411BRZ-REEL7 <sup>1</sup>	-40°C to +85°C	SOIC	R-16A
ADG411BRU	-40°C to +85°C	TSSOP	RU-16
ADG411BRU-REEL	-40°C to +85°C	TSSOP	RU-16
ADG411BRU-REEL7	-40°C to +85°C	TSSOP	RU-16
ADG411BRUZ <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG411BRUZ-REEL <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG411BRUZ-REEL7 <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG411TQ	−55°C to +125°C	CERDIP	Q-16
ADG411BCHIPS		DIE	
ADG412BN	−40°C to +85°C	P-DIP	N-16
ADG412BR	-40°C to +85°C	SOIC	R-16A
ADG412BR-REEL	−40°C to +85°C	SOIC	R-16A
ADG412BR-REEL7	−40°C to +85°C	SOIC	R-16A
ADG412BRZ <sup>1</sup>	-40°C to +85°C	SOIC	R-16A
ADG412BRZ-REEL <sup>1</sup>	−40°C to +85°C	SOIC	R-16A
ADG412BRZ-REEL7 <sup>1</sup>	-40°C to +85°C	SOIC	R-16A
ADG412BRU	−40°C to +85°C	TSSOP	RU-16
ADG412BRU-REEL	-40°C to +85°C	TSSOP	RU-16
ADG412BRU-REEL7	-40°C to +85°C	TSSOP	RU-16
ADG412BRUZ <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG412BRUZ-REEL <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG412BRUZ-REEL7 <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG412TQ	−55°C to +125°C	CERDIP	Q-16
ADG412TCHIPS		DIE	
ADG413BN	−40°C to +85°C	P-DIP	N-16
ADG413BR	-40°C to +85°C	SOIC	R-16A
ADG413BR-REEL	-40°C to +85°C	SOIC	R-16A
ADG413BRZ <sup>1</sup>	-40°C to +85°C	SOIC	R-16A
ADG413BRZ-REEL <sup>1</sup>	-40°C to +85°C	SOIC	R-16A
ADG413BRUZ <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG413BRUZ-500RL7 <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG413BRUZ-REEL <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16
ADG413BRUZ-REEL7 <sup>1</sup>	-40°C to +85°C	TSSOP	RU-16

<sup>&</sup>lt;sup>1</sup>Z = Pb-free part.

ADC 111	/	ነ ሳ / ለ I	<u> በ</u> በ // 11 ባ
<b>ADG41</b> 1	/AU64	Z/AI	V G 4 I 3

# NOTES

ADG411/ADG412/ADG413	
----------------------	--

**NOTES** 

