


1,024-Bit Serial Electrically Erasable PROM
1.8V to 5.5V Operation

FEATURES

- 1.8V to 5.5V Operation
- Extended Temperature Range: -40°C to +85°C
- User Selectable Word Length
- State-of-the-Art Architecture
 - Nonvolatile data storage
 - Fully TTL compatible inputs and outputs
 - Auto increment for efficient data dump
- Hardware and Software Write Protection
 - Defaults to write-disabled state at power up
 - Software instructions for write-enable/disable
 - VCC lockout inadvertent write protection
- Low Power Consumption
 - 1mA active
 - 1µA standby
- Advanced Low Voltage CMOS E²PROM Technology
- Versatile, Easy-to-Use Interface
 - Self-timed programming cycle
 - Automatic erase-before-write
 - Programming Status Indicator
 - Word and chip erasable
- Durable and Reliable
 - 100-year data retention after 100K write cycles
 - Minimum of 100,000 erase/write cycles
 - Unlimited read cycles
 - ESD protection (EIAJ and JEDEC standard)

PIN CONFIGURATIONS



D0035 ILL A01.1

PIN NAMES


CS	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
V _{CC}	Power Supply
NC	Not Connected
ORG	Word Organization

OVERVIEW

The XL93LC46B is a cost effective 1,024-bit, nonvolatile, serial E²PROM. It is fabricated using EXEL's advanced CMOS E²PROM technology. The XL93LC46B provides efficient nonvolatile read/write memory arranged as 64 addresses of 16 bits each or 128 addresses of 8 bits each. Seven instructions control the operation of the device, which include read, write, and mode enable functions. The data output pin (DO) indicates the status of the device during the self-timed nonvolatile programming cycle.

The self-timed write cycle includes an automatic erase-before-write capability. To protect against inadvertent writes, the WRITE instruction is accepted only while the chip is in the write enabled state. A single byte or word is written per write instruction into the selected register. If Chip Select (CS) is brought HIGH after initiation of the write cycle, the Data Output (DO) pin will indicate the READY/BUSY status of the chip.

BLOCK DIAGRAM



APPLICATIONS

The XL93LC46B is ideal for high volume applications requiring low power and low density storage. This device uses a cost effective, space saving 8-pin package. Candidate applications include robotics, alarm devices, electronic locks, meters and instrumentation settings.

ENDURANCE AND DATA RETENTION

The XL93LC46B is designed for applications requiring up to 100,000 erase/write cycles. It provides 100 years of secure data retention without power after the execution of 100,000 write cycles.

DEVICE OPERATION

The XL93LC46B is controlled by seven instructions. Instructions are clocked in (serially) on the DI pin. Each instruction begins with a logical "1" (the start bit). This is followed by the opcode, the address field, and data, if appropriate. The clock signal (SK) may be halted at anytime and the XL93LC46B will remain in its last state. This allows full static flexibility and maximum power conservation.

Read (READ)

The READ instruction is the only instruction that results in serial data on the DO pin. After the read instruction and address have been decoded, data is transferred from the selected memory location into a serial shift register. (Please note that one logical "0" bit precedes the actual

output data string). The output on DO changes during the LOW-TO-HIGH transitions of SK. (See Figure 2.)

Auto Increment Read Operations

In order to facilitate memory transfer operations, the XL93LC46B has been designed to output a continuous stream of memory content in response to a single read operation instruction. To utilize this function, the system issues a read instruction specifying a start location address. Once the addressed byte/word has been clocked out, the data in consecutively higher address locations is output. The address will wrap around continuously with CS HIGH until the Chip Select control pin is brought LOW. This allows for single instruction data dumps to be executed with a minimum of firmware overhead.

Write Enable (WEN)

The write enable (WEN) instruction must be executed before any device programming can be done. When V_{CC} is applied, this device powers up in the write disabled state. The device then remains in a write disabled state until a WEN instruction is executed. Thereafter the device remains enabled until a WDS instruction is executed or until V_{CC} is removed. (NOTE: Neither the WEN nor the WDS instruction has any effect on the READ instruction. See Figure 3.)

Write (WRITE)

The WRITE instruction is followed by the address and the 8 or 16 bits of data to be written. After the last data bit has been clocked in, and before the next rising edge of SK, CS must be brought LOW. The falling edge of CS initiates the self-timed programming cycle.

After a minimum wait of 250ns from the falling edge of CS, whenever CS is brought HIGH, DO will indicate the READY/ $\overline{\text{BUSY}}$ status of the chip: logical “0” means programming is still in progress; logical “1” means the part is ready for another instruction. (See Figure 4.) (NOTE: The combination of CS HIGH, DI HIGH and the rising edge of the SK clock, resets the READY/ $\overline{\text{BUSY}}$ flag. Therefore, it is important not to reset the READY/ $\overline{\text{BUSY}}$ flag through this combination of control signals.

Write All (WRALL)

The write all (WRALL) instruction programs all memory locations with the data pattern specified in the instruction.

As with the WRITE instruction, if CS is brought HIGH after a minimum wait of 250ns (t_{CS}), the DO pin indicates the READY/ $\overline{\text{BUSY}}$ status of the chip. (See Figure 5.)

Write Disable (WDS)

The write disable (WDS) instruction disables all programming capabilities. This protects the entire memory array against accidental modification of data until a WEN instruction is executed. (When V_{CC} is applied, the part powers up in the write disabled state.)

Erase

The Erase instruction (ERASE) programs the addressed memory byte or word to all “1s.” Once the address is clocked in, the falling edge of CS will initiate the internal programming cycle. After waiting a minimum 250ns, the READY/ $\overline{\text{BUSY}}$ status can be monitored on DO.

Erase All (ERAL)

Full chip erase is provided for ease of programming. Erasing the entire chip involves setting all bits in the entire memory array to a logical “1.” (See Figure 8.)

V_{CC} Lockout (Inadvertent Write Protection)

The XL93LC46B contains a V_{CC} sensing circuit which will inhibit write operations if V_{CC} falls below VWI. For the XL93LC46B, $V_{CC} = 5V \pm 10\%$, the circuit will disable writes if V_{CC} is below 3.75V (typical). For the XL93LC46B-1.8, $V_{CC} = 1.8V$ to 5.5V, the circuit will disable writes if V_{CC} is below 1.5V (typical). Therefore, in a system utilizing the XL93LC46B-1.8, close control of the system’s operation should be maintained throughout the device’s specified range of write capability.

XL93LC46B INSTRUCTION SET

Instruction	Start Bit	OP Code	X16 Organization ORG=1		X8 Organization ORG=0	
			Address	Data	Address	Data
READ	1	10	X(A5-A0)	D15-D0	A6-A0	D7-D0
WEN (Write Enable)	1	00	11XXXX		11XXXXX	
WRITE	1	01	X(A5-A0)	D15-D0	A6-A0	D7-D0
WRALL (Write All Registers)	1	00	01XXXX	D15-D0	01XXXXX	D7-D0
WDS (Write Disable)	1	00	00XXXX		00XXXXX	
ERASE	1	11	X(A5-A0)		A6-A0	
ERAL (Erase All Registers)	1	00	10XXXX		10XXXXX	

ABSOLUTE MAXIMUM RATINGS

Temperature under bias: -40°C to +85°C
 Storage Temperature -65°C to +150°C
 Lead Soldering Temperature (less than 10 seconds) 300°C
 Supply Voltage 0 to 6.5V
 Voltage on Any Pin -0.3 to V_{CC} + 0.3V
 ESD Rating 2000V

NOTE: These are STRESS ratings only. Appropriate conditions for operating these devices are given elsewhere in this specification. Stresses beyond those listed here may permanently damage the part. Prolonged exposure to maximum ratings may adversely affect device reliability.

DC ELECTRICAL CHARACTERISTICS

T_A = -40°C to +85°C

Symbol	Parameter	Conditions	XL93LC46B-1.8 1.8V to 5.5V		XL93LC46B 4.5V to 5.5V		Units
			Min	Max	Min	Max	
ICC1	Operating Current	CS = V _{CC} = 1.8V to 2.7V		1		1	mA
	CMOS Input Levels	SK = 250KHZ WRITE		1.5		1.5	mA
ICC2	Operating Current	CS = V _{CC} = 2.7V to 5.5V		1.5		1.5	mA
	CMOS Input Levels	SK = 500KHZ WRITE		2		2	mA
ICC3	Operating Current	CS = V _{CC} = 5V ± 10%		n/a		2	mA
	CMOS Input Levels	SK = 1MHZ WRITE				3	mA
ISB1	Standby Current	V _{CC} = 2V+10%		1		n/a	µA
ISB2	Standby Current	V _{CC} = 3V+10%		1		n/a	µA
ISB3	Standby Current	V _{CC} = 4V+10%		1		n/a	µA
ISB4	Standby Current	V _{CC} = 5V+10%		n/a		3	µA
ILI	Input Leakage	V _{IN} = 0V TO V _{CC} (CS, SK, DI) (ORG)		1		1	µA
				10		10	µA
ILO	Output Leakage	V _{OUT} = 0V TO V _{CC} CS = 0V		1		1	µA
VIL	Input Low Voltage		-0.1	0.2V _{CC}	-0.1	0.8	V
VIH	Input High Voltage		0.8V _{CC}	V _{CC} ^{+0.2}	2	V _{CC} ^{+0.2}	V
VOL1	Output Low Voltage	I _{OL} = 2.1mA		n/a		0.4	V
VOH1	Output High Voltage	I _{OH} = -400µA	n/a		2.4		V
VOL2	Output Low Voltage	I _{OL} = 100µA		0.2		0.2	V
VOH2	Output High Voltage	I _{OH} = 100µA	V _{CC} ^{-0.2}		V _{CC} ^{-0.2}		V
VWI	Write Inhibit Threshold		1.0	1.7	2.7	4.4	V

D0035 PGM TO2.4

AC ELECTRICAL CHARACTERISTICS

T_A = -40°C to +85°C

Symbol	Parameter	Conditions	XL93LC46B-1.8 1.8V to 2.7V		XL93LC46B-1.8 2.7V -5.5V		XL93LC46B 4.5V to 5.5V		Units
			Min	Max	Min	Max	Min	Max	
f _{SK}	SK Clock Frequency		0	250	0	500	0	1000	kHz
t _{SKH}	SK High Time		2000		1000		400		ns
t _{SKL}	SK Low Time		2000		1000		250		ns
t _{CS}	Minimum CS Low Time		1000		500		250		ns
t _{CSS}	CS Setup Time	Relative to SK	200		100		50		ns
t _{DIS}	DI Setup Time		400		200		100		ns
t _{CSH}	CS Hold Time		0		0		0		ns
t _{DHI}	DI Hold Time		400		200		100		ns
t _{PDI}	Output Delay to "1"	AC Test		2000		1000		500	ns
t _{PDO}	Output Delay to "0"	AC Test		2000		1000		500	ns
t _{SV}	CS to Status Valid	AC Test Cl = 100pf		2000		1000		500	ns
t _{DF}	CS to DO high Z	CS = Lo to DO in Hi-Z		400		200		100	ns
t _{WP}	Write Cycle Time	CS = Low / DO = Ready		10		5		5	ms

D0035 PGM T03.1

CAPACITANCE

T_A = 25°C, f = 250KHz

Symbol	Parameter	Max	Units
C _{IN}	Input Capacitance	5	pF
C _{OUT}	Output Capacitance	5	pF

D0035 PGM T04.1





FIGURE 1. SYNCHRONOUS DATA TIMING

D0035 ILL F01.1




* This leading clock is optional.

**Address pointer automatically cycles to the next register.

FIGURE 2. READ CYCLE TIMING


D0035 ILL F02.1



* This leading clock is optional.

D0035 ILL F03.2

FIGURE 3. WRITE ENABLE (WEN) CYCLE TIMING



* This leading clock is optional.

D0035 ILL F04.1

FIGURE 4. WRITE CYCLE TIMING




FIGURE 5. WRITE ALL (WRALL) CYCLE TIMING






FIGURE 6. WRITE DISABLE (WDS) CYCLE TIMING



* This leading clock is optional.

D0035 ILL F07.1

FIGURE 7. ERASE (REGISTER) CYCLE TIMING




* This leading clock is optional.

D0035 ILL F08.2

FIGURE 8. ERASE ALL (ERAL) CYCLE TIMING


PACKAGE DIAGRAMS

Plastic Dual-in-line (Type "P") Package (PDIP)



All dimensions in inches (mm).

8 Pin SOIC (Type "Y," "RY") Package (JEDEC 150 mil body width)



All dimensions in inches (mm).

* See cover page for pinout options.


ORDERING INFORMATION

Standard Configurations


Prefix Type	Part Type	Voltage	Package Range
XL	93LC46B	5V \pm 10%, 1.8-5.5V	P, Y, RY

D0035 PGM T05.2

Part Numbers:



MARKING INFORMATION




* See cover page for pinout options.

D0035 ILL C01.1

TAPE AND REEL (EMBOSSED) INFORMATION

Surface mount devices, which are normally shipped in antistatic plastic tubes, are also available mounted on embossed tape for customers using automatic placement

systems. The following diagram provides general information regarding the direction of the IC's. Tape "E2" shall be designated with PIN 1 at the trail direction.

**NOTICE**

EXEL Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXEL Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, EXEL Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

EXEL Microelectronics, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXEL Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of EXEL Microelectronics, Inc. is adequately protected under the circumstances.

© Copyright 1996 EXEL Microelectronics, Inc.

Reproduction in whole or in part, without the prior written consent of EXEL Microelectronics, Inc. is prohibited.