

### FEATURES

- Motorola SPI (Modes 0 and 3) and SIOP Compatible
- 2MHz Data Transfer Rate
- Low Power CMOS
- Active Current Less than 3mA
   Standby Current @ 5.5V Vcc 5μA
   Standby Current @ 1.8V Vcc 1μA
- Direct Interface SPI Bus Configuration
- Early End of Write Detection
   Status Register Polling
- Software Controlled Inadvertent Write
  Protection
- High Reliability
  - Endurance 100,000 minimum write cycles
     Data Retention Greater than 100 years
- Automatic Address Increment (Sequential Read)
- Extended (-40 to +85°C) and Automotive (-40 to +125°C) Temperature Ranges
- 8-pin PDIP and 8-pin SOIC (JEDEC)

### **OVERVIEW**

The XL25161, a member of the SPI Lite<sup>TM</sup> memory family, is a low cost, low power CMOS serial nonvolatile memory which is fully compatible with the synchronous peripheral interface (SPI Bus) developed by Motorola. The XL25161 is fully operational from 1.8V to 5.5V over the full industrial temperature range of -40°C to +85°C. The XL25161 has been designed for full operation at 5V ±10% over an extended automotive temperature range of -40°C to +125°C.

The XL25161 is organized 2K x 8 and supports SPI operating modes 0,0 and 1,1. In addition it supports data transfer rates up to 2M-bits per second.

### **PIN DESCRIPTIONS**

#### Serial Output (SO)

During a read cycle, data is shifted out on the SO pin. Data is clocked out by the falling edge of the serial clock.

# 16K-bit SPI Nonvolatile Memory

### PIN CONFIGURATIONS



#### **PIN NAMES**

Pin I	Pin Name	Function
1	CS	Chip Select Input
2	SO	Serial Data Output
3	NC	Not Connected
4	Vss	Ground
5	SI	Serial Data Input
6	SCK	Serial Clock Input
7	NC	Not Connected
8	Vcc	Power Supply

### Serial Input (SI)

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the memory are input on this pin. Data is latched by the rising edge of the serial clock.

#### Serial Clock (SCK)

The Serial Clock controls the serial bus timing for data input and output. Opcodes, addresses or data present on the SI pin are latched on the rising edge of the clock while data on the SO pin change after the falling edge of the clock.

### **BLOCK DIAGRAM**



### Chip Select (CS)

When  $\overline{CS}$  is HIGH, the XL25161 is deselected and the SO pin is at high impedance and unless an internal write operation is underway, the XL25161 will be in the standby power mode.  $\overline{CS}$  LOW enables the XL25161 and places the device in the active power mode. It should be noted that after power-up, a HIGH to LOW transition on  $\overline{CS}$  is required prior to the start of any operation.

### **BASIC DEVICE OPERATION**

The XL25161 is designed to interface directly with the synchronous serial peripheral interface (SPI) of the popular 6805 and 68HC11 microcontroller families. Because of the 8-bit data format employed the XL25161 can also be easily interfaced to a large number of microcontroller serial ports.

Each device has an 8-bit instruction register. It is accessed via the SI input, with data being clocked in on the rising edge of SCK.  $\overline{CS}$  must be low during the entire operation of clocking the instruction, address and subsequent data transfer. The following table contains a list of the instructions, their opcodes and a description of the operation.

Data input is sampled on the first rising edge of SCK after  $\overline{CS}$  goes low. SCK is a static input and generally has no maximum duration either high or low; therefore, the user may stop the clock while servicing another interrupt.

Instruction	Instruction Format	Operation	
WREN	0000 0110	Set the Write Enable Latch (Enable Write Operations)	
WRDI	0000 0100	Reset the Write Enable Latch (Disable Write Operations)	
RDSR	0000 0101	Read Status Register	
READ	0000 0011	Read Data From Memory Array at Selected Address	
WRITE	0000 0010	Write Data to Memory Array at Selected Address	
NO-OP	0000 0001	Provides No-op in place of 25160 Write Status Register Instruction	

D0034 PGM T01.1







#### Write Enable (WREN) and Write Disable (WRDI)

The XL25161 contains a write enable latch. This latch must be **SET** before a nonvolatile write operation will be completed. The WREN instruction will set the latch and the WRDI instruction will reset the latch. The latch is automatically reset during power-on.

#### Read Status Register (RDSR)

The RDSR instruction provides access to the status register. The status register may be read at any time, even during a nonvolatile write cycle. The Status register is formatted as follows:

7	6	5	4	3	2	1	0
1	1	1	1	1	1	WEL	WIP
D0034 PGM T02.1							

Bits 2 thru 7 are don't care and will be read as logic 1's.

The Write-in-Process (WIP) bit indicates whether the device is busy with a write operation. When set to a "1" a write is in progress when set to a "0" no write is in progress.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch. When read as a "1" the latch is set, when read as a "0" the latch is reset.

#### **Clock and Data Timing**

Data input on the SI line is sampled and latched on the rising edge of SCK. Data is output on the SO line by the falling edge of SCK

## **Preliminary Information**

#### Read Sequence

The  $\overline{\text{CS}}$  line is first pulled low to select the device. The 8bit opcode is set to the device and followed by the address to be read. After the read opcode and address are sent, the data stored at the selected memory location will be shifted out on the SO line. The data stored at the next higher address location can be read sequentially by continuing to provide clock pulses. Internally the address is automatically incremented to the next higher address after each byte of data is shifted out on the SO pin. When the highest address is reach the address counter will roll over to address 000 allowing the read cycle to be continued indefinitely. The read operation is terminated by taking  $\overline{\text{CS}}$  high.

### Write Sequence

In order to write to the device the write enable latch must be set. The  $\overline{CS}$  line is taken low and the 8-bit WREN instruction is clocked into the device. After the eighth clock  $\overline{CS}$  must be returned high before issuing the WRITE opcode, address and data to be written.

Once the write enable latch is set, the user may proceed by issuing the write instruction, address and then the data to be written. This is a thirty-two clock operation,  $\overline{CS}$  must go low and remain low for the entire thirty-two clocks and must be brought high before a thirty-third clock is detected.

[the write enable register will not be reset upon the completion of the write cycle]































## **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	40°C to +85°C
Storage Temperature	65°C to +150°C
Lead Soldering Temperature (less than 10 seconds)	300°C
Supply Voltage	
Voltage on Any Pin	
ESD Rating	
NOTE: These are STRESS ratings only. Appropriate conditions for operating these devices are given elsewh	ere in this specification. Stresses
beyond those listed here may permanently damage the part. Prolonged exposure to maximum ratings may affe	ect device reliability.

## DC ELECTRICAL CHARACTERISTICS

TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C, V<sub>CC</sub> = 1.8V to 5.5V

Symbol	Parameter	Condition	Min	Max	Unit
Icc	Operating Current	$\overline{\text{CS}} = \text{VIL}, \text{VCC} = 5.5\text{V}$		3	mA
		$\overline{\text{CS}}$ = VIL, VCC = 1.8V		2	mA
I <sub>SB</sub>	Standby Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} = 5.5\text{V}$		5	μA
		$\overline{\text{CS}} = \text{Vcc} = 1.8\text{V}$		1	μA
lı∟	Input Leakage Current	VIN + 0V to Vcc	-1	1	
Iol	Output Leakage Current	Vout = 0V to Vcc	-1	1	
VIL	Input Low Voltage		-0.3	0.3xV <sub>CC</sub>	V
Vін	Input High Voltage		0.7xVcc	Vcc+0.3	V
Vol	Output Low Voltage	IoL = 2.1mA, Vcc = 5.5V		0.4	V
		$I_{OL} = 10 \mu A, V_{CC} = 1.8 V$		0.2	V
Vон	Output High Voltage	Iон = -400µA, Vcc = 5.5V	2.4		V
		$I_{OH} = -10 \mu A, V_{CC} = 1.8 V$	Vcc-0.2		V

D0034 PGM T03.1

#### $TA = -40^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5V+10\%$

Symbol	Parameter	Condition	Min	Max	Unit
Icc	Operating Current	$\overline{\text{CS}}$ = VIL, VCC = 5.5V		3	mA
I <sub>SB</sub>	Standby Current	$\overline{\text{CS}}$ = V <sub>IH</sub> , V <sub>CC</sub> = 5.5V		200	μΑ
lı∟	Input Leakage Current	VIN + 0V to Vcc	-1	1	
lo∟	Output Leakage Current	Vout = 0V to Vcc	-1	1	
VIL	Input Low Voltage		-0.3	0.3xV <sub>CC</sub>	V
Vін	Input High Voltage		0.7xVcc	Vcc+0.3	V
Vol	Output Low Voltage	VoL = 2.1mA, Vcc = 5.5V		0.4	V
Vон	Output High Voltage	$V_{OH} = -400 \mu A, V_{CC} = 5.5 V$	2.4		V

D0034 PGM T04.1

### **POWER-UP TIMING**

Symbol	Parameter	Condition	Min	Мах	Unit
tPUR <sup>2</sup>	Power-up to Read Operation			1	ms
tPUW <sup>2</sup>	Power-up to Write Operation			5	ms

D0034 PGM T05.1



D0034 PGM T06.1

#### CAPACITANCE

 $TA = +25^{\circ}C$ , f=1MHz, V<sub>CC</sub>=5V

Symbol	Parameter	Max	Units	Conditions
COUT <sup>1</sup>	Output Capacitance (SO)	8	pF	V <sub>OUT</sub> =0V
C <sub>IN</sub> <sup>1</sup>	Input Capacitance (SI, SCK, CS)	6	pF	V <sub>IN</sub> =0V

1 This parameter is periodically sampled and 100% tested

2 tPUR and tPUW are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated. These functions are initially characterized and are guaranteed by design.

### **AC ELECTRICAL CHARACTERISTICS**

 $TA = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = 1.8V$  to 5.5V

TA =  $-40^{\circ}$ C to  $+125^{\circ}$ C, V<sub>CC</sub> = 5V+10%

Symbol	Parameter	Condition	Min	Max	Units
fscк	SCK Clock Frequency	$TA = -40^{\circ}C$ to $+85^{\circ}C$	0	2	Mhz
		TA = -40°C to +125°C	0	1	Mhz
t <sub>CLH</sub>	SCK Clock High Time	$TA = -40^{\circ}C$ to $+85^{\circ}C$	240		ns
		TA = -40°C to +125°C	400		ns
t <sub>CLL</sub>	SCK Clock Low Time	$TA = -40^{\circ}C$ to $+85^{\circ}C$	240		ns
		$TA = -40^{\circ}C \text{ to } +125^{\circ}C$	400		ns
tcss	Chip Select Setup Time	TA = -40°C to +85°C	240		ns
		TA = -40°C to +125°C	500		ns
tcsн	Chip Select Hold Time	$TA = -40^{\circ}C$ to $+85^{\circ}C$	240		ns
		$TA = -40^{\circ}C$ to $+125^{\circ}C$	500		ns
t <sub>CS</sub>	CS Deselect Time	$TA = -40^{\circ}C$ to $+85^{\circ}C$	250		ns
		TA = -40°C to +125°C	500		ns
t <sub>PD</sub>	Output Delay	$TA = -40^{\circ}C$ to $+85^{\circ}C$		240	ns
		$TA = -40^{\circ}C \text{ to } +125^{\circ}C$		360	ns
t <sub>DSU</sub>	Data In Setup Time	$TA = -40^{\circ}C$ to $+85^{\circ}C$	100		ns
		$TA = -40^{\circ}C \text{ to } +125^{\circ}C$	100		ns
tDH	Data In Hold Time	$TA = -40^{\circ}C$ to $+85^{\circ}C$	100		ns
		$TA = -40^{\circ}C$ to $+125^{\circ}C$	100		ns
tDF	Output Disable Time	$TA = -40^{\circ}C$ to $+85^{\circ}C$		240	ns
		$TA = -40^{\circ}C$ to $+125^{\circ}C$		500	ns
t <sub>WP</sub>	Write Cycle Time	$TA = -40^{\circ}C$ to $+85^{\circ}C$		5	ms
		$TA = -40^{\circ}C \text{ to } +125^{\circ}C$		5	ms

D0034 PGM T07.2



### PACKAGE DIAGRAMS





\* See cover page for pinout options.





## **ORDERING INFORMATION**

Standard Configurations

Prefix	Part Type	Package Type
XL	25161	P, Y

D0034 PGM T08.1

Part Numbers:









## TAPE AND REEL (EMBOSSED) INFORMATION

Surface mount devices, which are normally shipped in antistatic plastic tubes, are also available mounted on embossed tape for customers using automatic placement systems. The following diagram provides general information regarding the direction of the IC's. Tape "E2" shall be designated with PIN 1 at the trail direction.







#### NOTICE

EXEL Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXEL Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, EXEL Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

EXEL Microelectronics, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXEL Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of EXEL Microelectronics, Inc. is adequately protected under the circumstances.

© Copyright 1996 EXEL Microelectronics, Inc.

SPILite<sup>™</sup> is a trademark of EXEL Microelectronics, Inc.

Reproduction in whole or in part, without the prior written consent of EXEL Microelectronics, Inc. is prohibited.