Smart Quad Channel Low-Side Switch

Features


- Shorted Circuit Protection
- Overtemperature Protection
- Overvoltage Protection
- Parallel Control of the Inputs (PWM Applications)
- Seperate Diagnostic Pin for Each Channel
- Power SO 20 Package with integrated cooling area
- Standby mode with low current consumption
- μC compatible Input
- Electrostatic Discharge (ESD) Protection

Product Summary

Supply voltage	V_S	4.8 - 32	٧
Drain source voltage	$V_{\text{DS(AZ)max}}$	60	V
On resistance(T _J =25°C)	R _{ON(typ) 1,2}	0.2	Ω
	$R_{ON(typ)\ 3,4}$	0.35	Ω
Output current	I _{D 1,2}	2 x 5	Α
	I _{D 3,4}	2 x 3	Α

Application


- All kinds of resistive and inductive loads (relays, electromagnetic valves)
- μC compatible power switch for 12 and 24 V applications
- Solenoid control switch in automotive and industrial control systems
- Robotic Controls



General description


Quad channel Low-Side-Switch (2x5A/2x3A) in Smart Power Technology (SPT) with four separate inputs and four open drain DMOS output stages. The TLE 6228 GP is fully protected by embedded protection functions and designed for automotive and industrial applications. Each channel has its own status signal for diagnostic feedback. Therefore the TLE 6228 GP is particularly suitable for ABS or Powertrain Systems.

Block Diagram





Detailed Block Diagram





Pin Description

Pin	Symbol	Function
1	GND	Ground
2	OUT1	Power Output channel 1
3	ST1	Status Output channel 1
4	IN4	Control Input channel 4
5	VS	Supply Voltage
6	STBY	Standby
7	IN3	Control Input channel 3
8	ST2	Status Output channel 2
9	OUT2	Power Output channel 2
10	GND	Ground
11	GND	Ground
12	OUT3	Power Output channel 3
13	ST3	Status Output channel 3
14	IN2	Control Input channel 2
15	GND	Ground Logic
16	ENA	Enable Input for all four channels
17	IN1	Control Input channel 1
18	ST4	Status Output channel 4
19	OUT4	Power Output channel 4
20	GND	Ground

Pin Configuration (Top view)

GND	1●	20	GND
OUT1	2	19	OUT4
ST1	3	18	ST4
IN4	4	17	IN1
VS	5	16	ENA
STBY	6	15	GNDL
IN3	7	14	IN2
ST2	8	13	ST3
OUT2	9	12	OUT3
GND	10	11	GND

P - DSO - 20 - 10


Heat slug internally connected to ground pins




Maximum Ratings for $T_j = -40$ °C to 150°C

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Parameter	Symbol	Values	Unit
Supply voltage	$V_{\rm S}$	-0.3 + 40	V
Continuous drain source voltage (OUT1OUT4)	$V_{ m DS}$	45	V
Input voltage IN1 to IN4, ENA	V_{IN} , V_{ENA}	- 0.3 + 6	V
Input voltage STBY	V_{STBY}	- 0.3 + 40	
Status output voltage	V _{ST}	- 0.3 + 32	V
Load Dump Protection $V_{\text{Load Dump}} = U_{\text{P}} + U_{\text{S}}$; $U_{\text{P}} = 13.5 \text{ V}$	V _{Load Dump} ²)		V
Load tbd	·	tbd	
R_{l}^{1})=2 Ω ; t_{d} =400ms; IN = low or high			
With R_L = tbd Ω (I_D = 2A)		tbd	
R_{l} =2 Ω ; t_{d} =400ms; IN = low or high			
Operating temperature range	$T_{\rm j}$	- 40 + 150	°C
Storage temperature range	$T_{ m stg}$	- 55 + 150	
Output current per channel (see page 6)	I _{D(lim)}	overload	Α
		shutdown	
Status output current	I _{ST}	- 5 + 5	mA
Inductive load switch off dissipation energy $T_j = 25^{\circ}C$	E _{AS}	50	mJ
Electrostatic Discharge Voltage (human body model)	V _{ESD}	2000	V
according to MIL STD 883D, method 3015.7 and EOS/ESD assn. standard S5.1 - 1993			
DIN Humidity Category, DIN 40 040		E	
IEC Climatic Category, DIN IEC 68-1		40/150/56	
Thermal resistance			K/W
junction - case	R_{thJC}	2	
junction - ambient @ min. footprint	R_{thJA}	50	
junction - ambient @ 6 cm ² cooling area		38	





Minimum footprint

PCB with heat pipes, backside 6 cm² cooling area

¹⁾ $R_{\rm l}$ =internal resistance of the load dump test pulse generator LD200 ²⁾ $V_{\rm LoadDump}$ is setup without DUT connected to the generator per ISO 7637-1 and DIN 40 839.

Electrical Characteristics

Parameter and Conditions	Symbol	Values			Unit
$V_s = 4.8 \text{ to } 18 \text{ V} \text{ ; } T_j = -40 \text{ °C to + 150 °C}$		min	typ	max	
(unless otherwise specified)					
1. Power Supply (V _s)					
Supply current (Outputs ON)	Is			8	mA
Supply current (Outputs OFF)	I _S			4	mA
$V_{ENA} = L, V_{STBY} = H$					
Standby current $V_{STBY} = L$	I _S			10	μΑ
Operating voltage	V _S	4.8		32	V
2. Power Outputs					
ON state resistance Channel 1,2 $T_j = 25 ^{\circ}$ C	R _{DS(ON)}		0.2	0.26	Ω
$I_D = 1A; V_S \ge 9.5 \text{ V}$ $T_j = 150^{\circ}\text{C}$				0.5	
ON state resistance Channel 3,4 $T_j = 25 ^{\circ} C$	R _{DS(ON)}		0.35	0.4	Ω
$I_D = 1A; V_S \ge 9.5 \text{ V}$ $T_j = 150^{\circ}\text{C}$				0.75	
Z-Diode clamping voltage (OUT14) $I_D \ge 100 \text{ mA}$	$V_{\rm DS(AZ)}$	45		60	V
Pull down current $V_{STBY} = H, V_{IN} = L$	I _{PD}	10	20	50	μΑ
Output leakage current $V_{STBY} = L$, $0V \le V_{DS} \le 35V$	I _{DIk}			5	μΑ
$V_{STBY} = L$, $35V \le V_{DS} \le 45V$				1	mA
Output turn on time 3 $I_D = 1 A$	<i>t</i> _{on}	3	15	50	μs
Output turn off time 3 I _D = 1 A	t _{off}	3	20	60	
Output on fall time 3 I _D = 1 A	<i>t</i> _{fall}	3	10	30	
Output off rise time 3 $I_{D} = 1 A$	<i>t</i> _{rise}	3	10	30	
Overload switch-off delay time ³	t_{DSO}	tbd	60	tbd	
Output off status delay time ³	t_{D}	500	1200	3000	
Failure extension Time for Status Report	<i>t</i> _{D-failure}	500	1200	3000	
Input Suppression Time	t_{D-IN}	500 10	1200 50	3000 100	
Output on status delay time 4	t _{dST}	10	30	100	
3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)					
Input low voltage	V_{INL}	- 0.3		1.0	V
Input high voltage	V_{INH}	2.0		6.0	V
Input voltage hysteresis ⁴	V_{INHys}	50	100		mV
Input pull down current $V_{IN} = 5 \text{ V}; V_S \ge 6.5 \text{ V}$	I _{IN}	10	30	60	μA
Enable pull down current $V_{ENA} = 5 \text{ V}; V_S \ge 6.5 \text{ V}$	I _{ENA}	10	20	40	μA
4. Digital Status Outputs (ST1 - ST4) Open Drain					
Output voltage low $I_{ST} = 2 \text{ mA}$	$V_{\rm STL}$			0.5	V
Leakage current high	I _{STH}			2	μΑ

-

 $^{^{\}scriptscriptstyle 3}$ See timing diagram, resistive load condition; $V_S \geq 9~V$

⁴ This parameter will not be testet but assured by design

Electrical Characteristics

Parameter and Conditions $V_S = 4.8 \text{ to } 18 \text{ V} ; T_j = -40 ^{\circ}\text{C} \text{ to } + 150 ^{\circ}\text{C}$ (unless otherwise specified)		Symbol	Values	Values		
			min	typ	max	
5. Standby Input (STBY)				I	ı	
Input low voltage		V_{STBY}	0		1	V
Input high voltage		V_{STBY}	3.5		Vs	V
Input current	$V_{STBY} = 18 \text{ V}$	I STBY			300	μΑ
6. Diagnostic Functions						
Open load detection voltage	V _S ≥ 6.5 V	$V_{\rm DS(OL)}$	0.3*V _S	0.33*V _s	0.36*V _s	V
$V_{ENA} = X, V_{IN} = L$						
Open load detection current channel 1,2	$V_{\text{S}} \geq 6.5 \text{ V}$	I _{D(OL) 1,2}	tbd	160	tbd	mA
$V_{ENA} = V_{IN} = H$						
Open load detection current channel 3,4	$V_{\text{S}} \geq 6.5 \text{ V}$	I _{D(OL) 3,4}	Tbd	160	tbd	mA
$V_{ENA} = V_{IN} = H$						
Overload detection current channel 1,2	V _S ≥ 6.5 V	I _{D(lim) 1,2}	5	7.5		А
Overload detection current channel 3,4	V _S ≥ 6.5 V	I _{D(lim) 3,4}	3	5		Α
Overtemperature shutdown threshold ⁴		T_{th}	170		200	°C
Hysteresis		T _{hys}		10		K
Pulse Width for static diagnostic output		t _{IN}			500	μs

⁴ This parameter will not be tested but assured by design



Application Description

This IC is especially designed to drive inductive loads (relays, electromagnetic valves). Integrated clamp-diodes limit the output voltage when inductive loads are discharged.

Four open-drain logic outputs indicate the status of the integrated ciruit. The following conditions are monitored and signalled:

- overloading of output (also shorted load to supply) in active mode
- open and shorted load to ground in active and inactive mode
- overtemperature

Circuit Description

Input Circuits

The control and enable inputs, both active high, consist of schmitt triggers with hysteresis. All inputs are provided with pull-down current sources. Not connected inputs are interpreted as low and the respective output stages are switched off.

In <u>standby mode</u> (STBY = LOW) the current consumption is greatly reduced.

The circuit is active when STBY = HIGH.

If the standby function is not used, it is allowed to connect the standby pin directly to VS.

<u>Status Signals</u>: The status signals are undefined for 2ms after a power up event or a STBY low to high transition.

Output Stages

The four power outputs consist of DMOS-power transistors with open drains. The output stages are short circuit protected throughout the operating range. Each output has it's own zenerclamp. This causes a voltage limitation at the power transistor when inductive loads are switched off. Parallel to the DMOS transistors there are internal pull down current sources. They are provided to detect an open load condition in the off state. They will be disconnected in the standby mode. Due to EMI measures there is an internal zenerclamp in parallel to the output stage. It gets active above 35V drain source voltage. This leads to an increasing leakage current up to 1 mA @ $V_{DS} = 40V$. See characteristics 3.5.

Protective Circuits

The outputs are protected against current overload and overtemperature. If the output current increases above the overload detection threshold I_{QO} for a longer time then t_{DSO} or the temperature increases above T_{th} , then the power transistor is immediately switched off. It remains off until the control signal at the input is switched off and on again.

Fault Detection

The status outputs indicate the switching state of the output stage. Under normal conditions is: $ST = low \Rightarrow Output$ off; $ST = high \Rightarrow Output$ on. If an error occurs, the logic level of the status output is inverted, as listed in the diagnostic table.

If <u>current overload</u> or <u>overtemperature</u> occurs for a longer time than t_{DSO} , the fault condition is latched into an internal register and the output is shutdown. The reset is done by switching off the corresponding control input.



Open load is detected for all four channels in on and off mode.

In the on mode the load current is monitored. If it drops below the specified threshold value IQU then an open load condition is detected.

In the off mode, the output voltage is monitored. An open load condition is detected when the output voltage of a given channel is below the threshold $V_{DS(OL)}$, which is typ. 33 % of the supply voltage VS.

Status output at pulse width operation

If the input is operated with a pulsed signal, the status does not follow each single pulse of the input signal. An internal delay to of typ. 1.2ms (min 500 μ s) enables a continuous status output signal. See the timing diagrams on the following pages for further information.

This internal status delay simplifies diagnostic software for pwm applications.

Diagnostic Table

In general the status follows the input signal in normal operating conditions.

If any error is detected the status is inverted.

Operating Condition	Standby Input	Enable Input	Control Input	Power Output	Status Output
	STBY	ENA	IN	Q	ST
Standby	L	Х	X	off	Н
Normal function	нтт	ΙIΙ	X L H	off off ON	ILL
Open load or short to ground	H H H	L L H	L H L H	off off off ON	H H H L
Overload or short to supply ¹⁾	Н	Н	Н	off	L
reset latch ²⁾	H H	H L	$H \rightarrow L$	off off	L L
Overtemperature ¹⁾	Н	Н	Н	off	L
reset latch 2)	Н	Н	H o L	off	L
	Н	L	X	off	L

Note 1): overload/short-to-supply/overtemperature - events shorter than min. time toso specified in 3.10 will not be latched and not reported at the status pin.


Note 2): to reset latched status-output in case of overload/short-to-supply/overtemperature the control input has to go low and stay low for longer than max. input suppression time t_{D-IN} specified in 3.13 of the characteristics



Failure Situations and Status Report

1. Static failure

Nr.	Off-state	On-state	Nr.	On-state	Off-state
1	no fault	no fault	5	no fault	no fault
2	no fault	fault	6	fault	no fault
3	fault	no fault	7	no fault	fault
4	fault	fault	8	fault	fault



 t_D is the output off status delay time. This delay provides a steady status signal during PWM control (number 5).

t_{D-failure} extends the failure status report (number 6 and 8).

 t_{D_IN} is the input suppression time to suppress input signals for example after a overload condition (number 19).



2. Dynamic failure (no overload faults, no overtemperature faults)

Nr.	Off-state	Nr.	On-state
9	short term faults	13	short term faults
10	long term faults	14	long term faults
11	short term 'no faults'	15	short term 'no faults'
12	long term 'no faults'	16	long term 'no faults'

Dynamic failure (no overcurrent fault, no overtemperature fault) Off-state (IN = L) On-state (IN = H) NPWM Status On-state (IN = H) Status On-state (IN = H) Status In the state of the state

16




3. Change of input state during fault delay time

Nr. Change from

- Off-state (IN = L) to On-state (IN = H)
- On-state (IN = H) to Off-state (IN = L)

Change of Input State during Status Delay Time




4. Dynamic failure (Overload or overtemperature faults)

Nr. On-state (IN = H)

19 Overload or overtemperature faults

Dynamic failure (overcurrent or overtemperature faults)



Note: The diagrams before do not show the 'output on status delay time' t_{dst} and the 'overload switch off delay time' t_{nso} . See timing diagram on page 12.

Timing Diagrams

Output Slope




Fig. 1

Overload Switch OFF Delay






Fig. 2

Test Circuit





Application Circuit



The blocking capacitor C is recommended to avoid critical negative voltage spikes on VS in case of battery interruption during OFF-commutation.



Timing Diagrams of Diagnostic with Pulsed Input Signal

Normal condition, resistive load, pulsed input signal





Fig. 3

Current Overload



 $t_{\text{INoff}} < t_{\text{D-IN}}$: Input suppression time avoids a restart after overtemperature

Fig. 4



Diagnostic status output at different open load current conditions






Fig. 5



t_{INOFF} < t_D leads to a static status signal

Fig. 6



 $t_{\text{INoff}} > t_{\text{D}}$: Intermittend status signal

Fig. 7

Normal operation, followed by open load condition





Fig. 8

Overtemperature








Package and ordering code

all dimensions in mm

P - DSO - 20 - 10	Ordering code
TLE 6228 GP	Q -A









Target Data Sheet TLE 6228 GP

Published by Siemens AG, Bereich Halbleiter Vetrieb, Werbung, Balanstraße 73, 81541 München

© Siemens AG 1997 All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes a type of component and shall not be considered as warranted characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components1 of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems2 with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain and/or protecf human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.