5-V Low-Drop Fixed Voltage Regulator

TLE 4279

Features

- Output voltage tolerance ≤ ± 2 %
- 150 mA current capability
- Very low current consumption
- Early warning
- Reset output low down to V_Q = 1 V
- Overtemperature protection
- Reverse polarity proof
- Adjustable reset threshold
- Very low-drop voltage
- Wide temperature range

P-DSO-8-3

P-DSO-14-8; -9

Type	Ordering Code	Package
TLE 4279 G	Q67006-A9225-C703	P-DSO-8-3
TLE 4279 GM	Q67006-A9307-C704	P-DSO-14-8

SMD type

Functional Description

This device is a voltage regulator with a fixed 5-V output, e.g. in a P-DSO-8-1 package. The maximum operating voltage is 45 V. The output is able to drive a 150 mA load. It is short circuit protected and the thermal shutdown switches the output off if the junction temperature is in excess of 150 °C. A reset signal is generated for an output voltage of V_Q < 4.6 V. The reset threshold voltage can be decreased by external connection of a voltage divider. The reset delay time can be set by an external capacitor. If the application requires pull up resistors at the logic outputs (Reset, Sense Out) the TLE 4269 with integrated resistors can be used. It is also possible to supervise the input voltage by using an integrated comparator to give a low voltage warning.

Pin Configuration
(top view)

P-DSO-8-3



Pin Definitions and Functions (TLE 4279 G)

Pin No.	Symbol	Function
1	I	**Input;** block directly to GND on the IC with a ceramic capacitor.
2	SI	**Sense input;** if not needed connect to Q.
3	RE	**Reset threshold;** if not needed connect to ground.
4	D	**Reset delay;** to select the delay time, connect to GND via external capacitor.
5	GND	Ground
6	R	**Reset output;** open-collector output. Keep open, if not needed.
7	SO	**Sense output;** open-collector output. Keep open, if not needed.
8	Q	**5-V output;** connect to GND with a 10 µF capacitor, ESR < 10 Ω.

Pin Configuration
(top view)

P-DSO-14-8



Pin Definitions and Functions (TLE 4279 GM)

Pin No.	Symbol	Function
1	RE	**Reset threshold;** if not needed connect to GND
2	D	**Reset delay;** connect to GND via external delay capacitor for setting delay time
3, 4, 5, 6	GND	**Ground**
7	R	**Reset output;** open-collector output. Keep open, if not needed.
8	SO	**Sense output;** open-collector output. Keep open, if not needed.
9	Q	**5-V output;** connect to GND with 10 µF capacitor, ESR < 10 Ω
10, 11, 12	GND	**Ground**
13	I	**Input;** block to ground directly at the IC by a ceramic capacitor
14	SI	**Sense input;** if not needed connect to Q

Circuit Description

The control amplifier compares a reference voltage, made highly accurate by resistance balancing, with a voltage proportional to the output voltage and drives the base of the series PNP transistor via a buffer. Saturation control as a function of the load current prevents any over-saturation of the power element.

In the reset generator block a comparator compares a reference voltage independent of the input voltage with the scaled-down output voltage. If the output voltage reaches 4.6 V the reset delay capacitor is discharged and the reset output is set to low. This low is guaranteed down to an output voltage of 1 V. As the output voltage increases again, from 4.6 V onward the reset delay capacitor is charged with constant current. When the capacitor voltage reaches the upper switching threshold V_{dt}, the reset returns to high. By choosing the value of this capacitor, the reset delay time can be selected over a wide range. With the reset threshold input RE it is possible to lower the reset threshold V_{rt}. If pin RE is connected to pin Q via a voltage divider, for example, the reset condition is reached when this voltage is decreased below the switching threshold V_{re} of 1.35 V.

Another comparator compares the signal of the pin SI, normally fed by a voltage divider from the input voltage, with the reference and gives an early warning on the pin SO. It is also possible to superwise an other voltage e.g. of a second regulator, or to build a watchdog circuit with few external components.

Application Description

The input capacitor C_I is necessary for compensating line influences. Using a resistor of approx. 1 Ω in series with C_I, the oscillating circuit consisting of input inductivity and input capacitance can be damped. The output capacitor C_Q is necessary for the stability of the regulating circuit. Stability is guaranteed at values ≥ 10 µF and an ESR ≤ 10 Ω within the operating temperature range. Both reset output and sense output are open collector outputs and have to be connected to 5 V output via external pull-up resistors ≥ 10 kΩ. For small tolerances of the reset delay the spread of the capacitance of the delay capacitor and its temperature coefficient should be noted.



Block Diagram

Absolute Maximum Ratings

T_j = – 40 to 150 °C

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input					
Input voltage	V_I	– 40	45	V	–
Input current	I_I	–	–	–	internal limited
Sense Input					
Input voltage	V_{SI}	– 40	45	V	–
Input current	I_{SI}	1	1	mA	–
Reset Threshold					
Voltage	V_{RE}	– 40	7	V	–
Current	I_{RE}	– 10	10	mA	–
Reset Delay					
Voltage	V_D	– 0.3	7	V	–
Current	I_D	–	–	–	internal limited
Ground					
Current	I_{GND}	50	–	mA	–
Reset Output					
Voltage	V_R	– 0.3	7	V	–
Current	I_R	–	–	–	internal limited
Sense Output					
Voltage	V_{SO}	– 0.3	7	V	–
Current	I_{SO}	–	–	–	internal limited

Absolute Maximum Ratings (cont'd)
T_j = – 40 to 150 °C

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
5-V Output					
Output voltage	V_Q	– 0.3	7	V	–
Output current	I_Q	– 5	–	mA	–
Temperature					
Junction temperature	T_j	–	150	°C	–
Storage temperature	T_{Stg}	– 50	150	°C	–
Operating Range					
Input voltage	V_I	–	45	V	–
Junction temperature	T_j	– 40	150	°C	–
Thermal Data					
Junction-ambient	R_{thja}	–	200 70	K/W K/W	P-DSO-8-3 P-DSO-14-8
Junction-pin	R_{thjp}	–	30	K/W	P-DSO-14-8[1)]

[1)] measured to Pin 4

Characteristics

V_I = 13.5 V; T_j = – 40 °C < T_j < 125 °C

Parameter	Symbol	Limit Values			Unit	Measuring Condition
		min.	typ.	max.		
Output voltage	V_Q	4.90	5.00	5.10	V	1 mA ≤ I_Q ≤ 100 mA 6 V ≤ V_I ≤ 16 V
Current limit	I_Q	150	200	500	mA	–
Current consumption; $I_q = I_I - I_Q$	I_q	–	150	300	µA	I_Q ≤ 1 mA, T_j < 85 °C
Current consumption; $I_q = I_I - I_Q$	I_q	–	250	700	µA	I_Q = 10 mA
Current consumption; $I_q = I_I - I_Q$	I_q	–	2	8	mA	I_Q = 50 mA
Drop voltage	V_{dr}	–	0.25	0.5	V	I_Q = 100 mA[1)]
Load regulation	ΔV_Q	–	10	30	mV	I_Q = 5 mA to 100 mA
Line regulation	ΔV_Q	–	10	40	mV	V_I = 6 V to 26 V I_Q = 1 mA
Reset Generator						
Switching threshold	V_{rt}	4.50	4.65	4.80	V	–
Reset low voltage	V_R	–	0.1	0.4	V	R_{extern} = 20 kΩ
Delay switching threshold	V_{dt}	1.4	1.8	2.2	V	–
Switching threshold	V_{st}	0.3	0.45	0.60	V	–
Reset delay low voltage	V_D	–	–	0.1	V	$V_Q < V_{RT}$
Charge current	I_d	3.0	6.5	9.5	µA	V_D = 1 V

[1)] Drop voltage = $V_I - V_Q$ (measured when the output voltage has dropped 100 mV from the nominal value obtained at 13.5 V input.)

Characteristics (cont'd)
V_I = 13.5 V; T_j = – 40 °C < T_j < 125 °C

Parameter	Symbol	Limit Values			Unit	Measuring Condition
		min.	typ.	max.		
Delay time L → H	t_d	17	28	–	ms	C_D = 100 nF
Delay time H → L	t_t	–	1	–	µs	C_D = 100 nF
Switching voltage	V_{re}	1.26	1.35	1.44	V	V_Q > 3.5 V
Input Voltage Sense						
Sense threshold high	$V_{si, high}$	1.24	1.31	1.38	V	–
Sence threshold low	$V_{si, high}$	1.16	1.20	1.28	V	–
Sense output low voltage	$V_{SO,low}$	–	0.1	0.4	V	V_{SI} < 1.20 V; V_Q > 3 V R_{extern} = 20 kΩ
Sense input current	I_{SI}	– 1	0.1	1	µA	–



Measuring Circuit



Reset Timing Diagram



Sence Input Timing Diagram

Charge Current I_d versus Temperature T_j



Switching Voltage V_{dt} and V_{st} versus Temperature T_j



Drop Voltage V_{dr} versus Output Current I_Q



Reset Switching Threshold V_{re} versus Temperature T_j



Current Consumption I_q versus Input Voltage V_I



Output Voltage V_Q versus Input Voltage V_I



Sense Threshold V_{si} versus Temperature T_j



Output Voltage V_Q versus Temperature T_j



Output Current I_Q versus Input Voltage V_I



Current Consumption I_q versus Output Current I_Q



Current Consumption I_q versus Output Current I_Q



Package Outlines

P-DSO-8-3 (SMD)
(Plastic Dual Small Outline Package)



1) Does not include plastic or metal protrusion of 0.15 max. per side

GPS09032

Sorts of Packing
Package outlines for tubes, trays etc. are contained in our Data Book “Package Information”

SMD = Surface Mounted Device

Dimensions in mm

P-DSO-14-8 (SMD)
(Plastic Dual Small Outline Package)



1) Does not include plastic or metal protrusion of 0.15 max. per side

GPS09222

Sorts of Packing
Package outlines for tubes, trays etc. are contained in our Data Book “Package Information”

SMD = Surface Mounted Device

Dimensions in mm

Edition 1999-10-12

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 München**

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologiesis an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.