

5-V Low-Drop Voltage Regulator

TLE 4267

Bipolar IC




- Output voltage tolerance $\leq \pm 2 \%$
- 400 mA output current capability
- Low-drop voltage
- Very low standby current consumption
- Input voltage up to 40 V
- Overvoltage protection up to 60 V (≤ 400 ms)
- Reset function down to 1 V output voltage
- ESD protection up to 2000 V
- Adjustable reset time
- On/off logic
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Wide temperature range
- Suitable for use in automotive electronics


Туре	Ordering Code	Package		
TLE 4267	Q67000-A9153-A803	P-TO220-7-3		
TLE 4267 G	Q67006-A9169-A803	P-TO220-7-180		
TLE 4267 S	Q67000-A9246-A804	P-TO220-7-230		
TLE 4267 GM	Q67006-A9398	P-DSO-14-8		

▼ New type, SMD type

Functional Description


TLE 4267 is a 5-V low-drop voltage regulator in a TO220-7 package. It supplies an output current of > 400 mA. The IC is shortcircuit-proof and incorporates temperature protection that disables the IC at overtemperature.








P-TO220-7-230







Application

The IC regulates an input voltage V_1 in the range 5.5 V < V_1 < 40 V to V_{Qrated} = 5.0 V. A reset signal is generated for an output voltage V_Q of < 4.5 V. The reset delay can be set with an external capacitor. The device has two logic inputs. It is turned-ON by a voltage of > 4 V on E2 by the ignition for example. It remains active as a function of the voltage on E6, even if the voltage on E2 goes Low. This makes it possible to implement a self-holding circuit without external components. When the device is turned-OFF, the output voltage drops to 0 V and current consumption tends towards 0 μ A.

Design Notes for External Components

The input capacitor C_1 is necessary for compensation line influences. The resonant circuit consisting of lead inductance and input capacitance can be damped by a resistor of approx. 1 Ω in series with C_1 . The output capacitor is necessary for the stability of the regulating circuit. Stability is guaranteed at values of $\geq 22 \ \mu$ F and an ESR of $\leq 3 \Omega$ within the operating temperature range.

Circuit Description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturating of the power element.

A comparator in the reset-generator block compares a reference that is independent of the input voltage to the scaled-down output voltage. If this reaches a value of 4.5 V, the reset-delay capacitor is discharged and then the reset output is set Low. As the output voltage increases again, the reset-delay capacitor is charged with constant current from $V_{\rm Q}$ = 4.5 V onwards. When the capacitor voltage reaches the upper switching threshold, reset goes High again. The reset delay can be set within wide range by selection of the external capacitor.

With the integrated turn-ON/turn-OFF logic it is simple to implement delayed turn-OFF without external components.



Truth Table for Turn-ON/Turn-OFF Logic

E2, Inhibit	Hold	Vq	Remarks
L	Х	OFF	Initial state, Inhibit internally pulled up
Н	Х	ON	Regulator switched on via Inhibit, by ignition for example
Η	L	ON	Hold clamped active to ground by controller while Inhibit is still high
X	L	ON	Previous state remains, even ignition is shut off: self-holding state
L	L	ON	Ignition shut off while regulator is in self-holding state
L	Н	OFF	Regulator shut down by releasing of Hold while Inhibit remains Low, final state. No active clamping required by external self-holding circuit (μ C) to keep regulator shut off.


Inhibit: E2 Enable function, active High

Hold: E6 Hold and release function, active Low



Pin Configuration

(top view)




Pin Definitions and Functions

Pin	Symbol	Function
1	Ι	Input; block to ground directly at the IC by a ceramic capacitor
2	E2	Inhibit; device is turned-ON by High signal on this pin; internal pulldown resistor of 100 k Ω
3	R	Reset Output; open-collector output internally connected to the output via a resistor of 30 $k\Omega$
4	GND	Ground; connected to rear of chip
5	D	Reset Delay; connect with capacitor to GND for setting delay
6	E6	Hold; see truth table above for function; this input is connected to output voltage across pullup resistor of 50 k Ω
7	Q	5-V Output; block to GND with 22- μ F capacitor, ESR < 3 Ω



Pin Configuration (cont'd)


(top view)



Pin Definitions and Functions

Pin	Symbol	Function
1	Ι	Input; block to ground directly at the IC by a ceramic capacitor
2	E2	Inhibit; device is turned-ON by High signal on this pin; internal pulldown resistor of 100 k Ω
7	R	Reset Output; open-collector output internally connected to the output via a resistor of 30 $k\Omega$
3, 4, 5, 10, 11, 12	GND	Ground; connected to rear of chip
8	D	Reset Delay; connect with capacitor to GND for setting delay
9	E6	Hold; see truth table above for function; this input is connected to output voltage across pullup resistor of 50 k Ω
13	Q	5-V Output ; block to GND with 22- μ F capacitor, ESR < 3 Ω
6, 14	N.C.	Not Connected





Block Diagram



Absolute Maximum Ratings

 $T_{
m J}$ = - 40 to 150 °C

Parameter	Symbol	Lim	it Values	Unit	Notes	
		min. max.				
Input						
Voltage	V_{I}	- 42	42	V	-	
Voltage	V_1	-	60	V	<i>t</i> ≤ 400 ms	
Current	I_1	-	_	_	Limited internally	
Reset Output						
Voltage	V_{R}	- 0.3	7	V	-	
Current	I _R	_	-	-	Limited internally	
Reset Delay						
Voltage	$V_{\sf d}$	- 0.3	42	V	-	
Current	Id	-	-	-	-	
Output						
Voltage	V _Q	- 0.3	7	V	-	
Current	I _Q	_	_	_	Limited internally	
Inhibit						
Voltage	$V_{\rm E2}$	- 42	42	V	_	
Current	I _{E2}	- 5	5	mA	$t \le 400 \text{ ms}$	
Hold						
Voltage	$V_{\rm E6}$	- 0.3	7	V	-	
Current	I_{E6}	-	-	mA	Limited internally	
GND						
Current	I_{GND}	- 0.5	_	А	-	
Temperatures						
Junction temperature	TJ	_	150	°C	_	
Storage temperature	T _{stg}	- 50	150	°C	-	



Operating Range

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input voltage	VI	5.5	40	V	see diagram
Junction temperature	TJ	- 40	150	°C	-

Thermal Resistance

Junction ambient	$R_{ m thja}$	_	65	K/W	P-TO220-7-3 package
Junction-case	$R_{ m thjc}$	_	6	K/W	P-TO220-7-3 package
Junction-case	$Z_{ m thjc}$	-	2	K/W	<i>T</i> < 1 ms P-TO220-7-3 package
Junction ambient	$R_{ m thja}$	_	70	K/W	P-TO220-7-180 (SMD) package
Junction-case	$R_{ m thjc}$	_	6	K/W	P-TO220-7-180 (SMD) package
Junction-case	$Z_{ m thjc}$	-	2	K/W	<i>T</i> < 1 ms P-TO220-7-180 (SMD) package
Junction ambient	$R_{ m thja}$	_	65	K/W	P-TO220-7-230 package
Junction-case	$R_{ m thjc}$	_	6	K/W	P-TO220-7-230 package
Junction-case	$Z_{ m thjc}$	-	2	K/W	<i>T</i> < 1 ms P-TO220-7-230 package
Junction ambient	$R_{ m thja}$	_	70	K/W	P-DSO-14-8 package
Junction-pin	$R_{ m thjp}$	_	30	K/W	P-DSO-14-8 package



Characteristics

 $V_{\rm I}$ = 13.5 V; – 40 °C < $T_{\rm J}$ < 125 °C; $V_{\rm E2}$ > 4 V (unless specified otherwise)

Parameter	Symbol Limit Values				Unit	Test Condition
		min.	typ.	max.		
Output voltage	V _Q	4.9	5	5.1	V	$5 \text{ mA} \le I_{\text{Q}} \le 400 \text{ mA}$ $6 \text{ V} \le V_{\text{I}} \le 26 \text{ V}$
Output voltage	V _Q	4.9	5	5.1	V	$5 \text{ mA} \le I_{\text{Q}} \le 150 \text{ mA}$ $6 \text{ V} \le V_{\text{I}} \le 40 \text{ V}$
Output-current limiting	IQ	500	_	_	mA	<i>T</i> _J = 25 °C
$\overline{\text{Current consumption}}$ $I_{q} = I_{I} - I_{Q}$	Iq	-	-	50	μA	Regulator-OFF
Current consumption $I_q = I_1 - I_Q$	I _q	-	1.0	10	μA	$T_{\rm J}$ = 25 °C IC turned off
Current consumption $I_q = I_l - I_Q$	Iq	-	1.3	4	mA	$I_{Q} = 5 \text{ mA}$ IC turned on
$\overline{\text{Current consumption}} \\ I_{q} = I_{I} - I_{Q}$	Iq	-	-	60	mA	<i>I</i> _Q = 400 mA
$\overline{\text{Current consumption}}$ $I_{q} = I_{I} - I_{Q}$	Iq	_	-	80	mA	$I_{\rm Q}$ = 400 mA $V_{\rm I}$ = 5 V
Drop voltage	V_{Dr}	-	0.3	0.6	V	$I_{\rm Q} = 400 \ {\rm mA^{1)}}$
Load regulation	ΔV_{Q}	-	-	50	mV	$5 \text{ mA} \le I_Q \le 400 \text{ mA}$
Supply-voltage regulation	ΔV_{Q}	-	15	25	mV	$V_{I} = 6 \text{ to } 36 \text{ V};$ $I_{Q} = 5 \text{ mA}$
Supply-voltage rejection	SVR	-	54	-	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 V _{pp}
Longterm stability	ΔV_{Q}	-	0	_	mV	1000 h

1) Drop voltage = $V_1 - V_Q$ (measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at V_1 = 13.5 V)



Characteristics (cont'd)


Parameter	Symbol	hbol Limit Values			Unit	Test Condition
		min. typ.		max.		
Reset Generator						
Switching threshold	V _{rt}	4.2	4.5	4.8	V	-
Reset High level	_	4.5	_	_	V	$R_{\rm ext} = \infty$
Saturation voltage	V_{R}	_	0.1	0.4	V	$R_{\rm R} = 4.7 \ {\rm k}\Omega^{-1}$
Pullup	R _R	_	30	-	kΩ	-
Saturation voltage	$V_{D,sat}$	_	50	100	mV	$V_{\rm Q}$ < $V_{\rm RT}$
Charge current	I _d	8	15	25	μA	$V_{\rm D} = 1.5 \ {\rm V}$
Delay switching threshold	$V_{ m dt}$	2.6	3	3.3	V	-
Delay	t _d	-	20	-	ms	$C_{\rm d}$ = 100 nF
Switching threshold	$V_{\rm st}$	_	0.43	_	V	-
Delay	<i>t</i> _t	_	2	_	μs	$C_{\rm d}$ = 100 nF
Inhibit						
Turn-ON voltage	V_{E2}	_	3	4	V	IC turned-ON
Turn-OFF voltage	V_{E2}	2	_	_	V	IC turned-OFF
Pulldown	R _{E2}	50	100	200	kΩ	-
Hysteresis	$\Delta V_{\rm E2}$	0.2	0.5	0.8	V	-
Input current	I _{E2}	-	35	100	μA	$V_{\rm IP2}$ = 4 V
Holding voltage	V_{E6}	30	35	40	%	Referred to $V_{\rm Q}$
Turn-OFF voltage	V_{E6}	60	70	80	%	Referred to $V_{\rm Q}$
Pullup	R_{E6}	20	50	100	kΩ	-

Overvoltage Protection


Turn-OFF voltage	$V_{ m i,ov}$	42	44	46	V	-
Turn-ON hysteresis	$\Delta V_{ m i,ov}$	2	_	6	V	-

1) The reset output is Low between $V_{\rm Q}$ = 1 V and $V_{\rm RT}$






Test Circuit



Application Circuit

Data Sheet Rev. 2.1






TLE 4267

Time Response






TLE 4267


Enable and Hold Behaviour




Output Voltage V_{q} versus Temperature T_{j}




Charge Current I_{d} versus Temperature T_{i}



Drop Voltage V_{Dr} versus Output Current I_{Q}




Delay Switching Threshold V_{dT} versus Temperature T_i







Current Consumption I_q versus Output Current I_q




Output Current I_{q} versus Temperature T_{i}



Current Consumption I_q versus Input Voltage V_1




Output Current I_{Q} versus Input Voltage V_{I}








Output Voltage V_{q} versus Inhibit Voltage V_{E2}



Inhibit Current I_{E2} versus Inhibit Voltage V_{E2}






Package Outlines




(Plastic Transistor Single Outline)



Sorts of Packing


Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"





Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information" SMD = Surface Mounted Device






Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"





Sorts of Packing Package outlines for tubes, trays etc. are contained in our Data Book "Package Information" SMD = Surface Mounted Device



Edition 1999-10-12

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München

© Infineon Technologies AG1999. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologiesis an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.