# 2.5V, 2GHz ANY DIFF. IN-TO-LVDS PROGRAMMABLE CLOCK DIVIDER/FANOUT **BUFFER WITH INTERNAL TERMINATION**

Precision Edge™ SY89872U **FINAL** 

#### **FEATURES**


- **■** Guaranteed AC performance over temperature and voltage:
  - >2GHz F<sub>MAX</sub>
  - < 750ps T<sub>pd</sub> (matched delay between banks) < 15ps within-device skew

  - < 200ps rise/fall time
- Low jitter design
  - < 1ps (rms) cycle-to-cycle jitter
  - < 10ps (pk-pk) total jitter</li>
- Unique input termination and V<sub>T</sub> pin for DC-coupled and AC-coupled inputs: any differential inputs (LVPECL, LVDS, CML, HSTL)
- Precision differential LVDS outputs
- Matched delay: all outputs have matched delay, independent of divider setting
- TTL/CMOS inputs for select and reset/disable
- Two output banks (matched delay)
  - Bank A: Buffered copy of input clock (undivided)
  - Bank B: Divided output  $(\div 2, \div 4, \div 8, \div 16)$ , two copies
- 2.5V power supply
- Wide operating temperature range: -40°C to +85°C
- Available in 16-pin (3mm × 3mm) MLF<sup>TM</sup> package

### **APPLICATIONS**

- OC-3 to OC-192 SONET/SDH applications
- Transponders
- Oscillators
- SONET/SDH line cards

#### FUNCTIONAL BLOCK DIAGRAM



Precision Edge is a trademark of Micrel, Inc. MicroLeadFrame and MLF are trademarks of Amkor Technology, Inc.



Precision Edge™

#### DESCRIPTION


This 2.5V low-skew, low-jitter, precision LVDS output clock divider accepts any high-speed differential clock input (AC or DC-coupled) CML, LVPECL, HSTL or LVDS and divides down the frequency using a programmable divider ratio to create a frequency-locked, lower speed version of the input clock. The SY89872U includes two output banks. Bank A is an exact copy of the input clock (pass through) with matched propagation delay to Bank B, the divided output bank. Available divider ratios are 2, 4, 8 and 16. In a typical 622MHz clock system this would provide availability of 311MHz, 155MHz, 77MHz or 38MHz auxiliary clock components.

The differential input buffer has a unique internal termination design that allows access to the termination network through a  $V_{T}$  pin. This feature allows the device to easily interface to different logic standards. A V<sub>RFF-AC</sub> reference is included for AC-coupled applications.

The SY89872U is part of Micrel's high-speed Precision Edge™ timing and distribution family. For 3.3V applications, consider the SY89873L. For applications that require an LVPECL output, consider the SY89872U.


The /RESET input asynchronously resets the divider outputs (Bank B). In the pass-through function (Bank A) the /RESET synchronously enables or disables the outputs on the next falling edge of IN (rising edge of /IN). Refer to the "Timing Diagram."

#### TYPICAL APPLICATION



Bank A: 622MHz for OC-12 line card Bank B: 155.5MHz for OC-3 line card (set to divide-by-4)

# **PACKAGE/ORDERING INFORMATION**



16-Pin MLF™ (MLF-16)

# **Ordering Information**

Part Number	Package Type	Operating Range	Package Marking
SY89872UMI	MLF-16	Industrial	872U
SY89872UMITR*	MLF-16	Industrial	872U

<sup>\*</sup>Tape and Reel

# **PIN DESCRIPTION**

Pin Number	Pin Name	Pin Function
1, 2, 3, 4	QB0, /QB0 QB1, /QB1	Differential LVDS Compatible Outputs: Divide by 2, 4, 8, 16. Unused outputs must be terminated with $100\Omega$ across the pin (Q, /Q).
5, 6	QA, /QA	Differential LVDS Compatible Undivided Output Clock.
7, 14	VCC	Positive Power Supply: Bypass with $0.1\mu F/0.01\mu F$ low ESR capacitors.
8	/RESET, /DISABLE	Output Reset and Output Enable/Disable: Internal $25k\Omega$ pull-up. Input threshold is $V_{CC}/2$ . Logic LOW will reset the divider select, and align Bank A and Bank B edges. In addition, when LOW, Bank A and Bank B will be disabled.
12, 9	IN, /IN	Differential Reference Input Clock: Internal $50\Omega$ termination resistors to $V_T$ input. See "Input Interface Applications" section.
10	VREF-AC	Reference Voltage: Equal to V <sub>CC</sub> -1.4V (approx.), and used for AC-coupled applications. Maximum sink/source current is 0.5mA. See "Input Interface Applications" section.
11	VT	Termination Center-Tap: For DC-coupled CML and LVDS inputs, leave this pin floating. See "Input Interface Applications" section.
13	GND	Ground.
15, 16	S1, S0	Select Pins: LVTTL/CMOS logic levels. Internal $25k\Omega$ pull-up resistor. Logic HIGH if left unconnected (divided by 16 mode). S0 = LSB. Input threshold is $V_{CC}/2$ .

### **TRUTH TABLE**

/RESET /DISABLE	<b>S</b> 1	S0	Bank A Output	Bank B Outputs
1	0	0	Input Clock	Input Clock ÷2
1	0	1	Input Clock	Input Clock ÷4
1	1	0	Input Clock	Input Clock ÷8
1	1	1	Input Clock	Input Clock ÷16
0	X	X	$QA = Low, /QA = High^{(1)}$	QB0 = Low, /QB0 = High <sup>(2)</sup> QB1 = Low, /QB1 = High <sup>(2)</sup>

Note 1. On the next negative transition of the input signal.

Note 2. Asynchronous reset/disable function. (See "Timing Diagram")

# Absolute Maximum Ratings(Note 1)

# 

# Operating Ratings(Note 2)

Supply Voltage Range	2.375V to 2.625V
Ambient Temperature (T <sub>A</sub> )	–40°C to +85°C
Package Thermal Resistance	
MLF™ (θ <sub>JA</sub> )	
Still-Air	60°C/W
500lfpm	54°C/W
MLF™ (ψ <sub>JB</sub> ), <b>Note 4</b>	
Junction-to-Board	32°C/W

- Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
- Note 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Note 3. Due to the limited drive capability use for input of the same package only.
- Note 4. Junction-to-board resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.

## DC ELECTRICAL CHARACTERISTICS(Note 1, 2)

 $T_A = -40$ °C to +85°C; Unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage		2.375	2.5	2.625	V
I <sub>CC</sub>	Power Supply Current	No load, max. V <sub>CC</sub>		75	110	mA
R <sub>IN</sub>	Differential Input Resistance IN, /IN		80	100	120	Ω
V <sub>IH</sub>	Input High Voltage IN, /IN	Note 3	0.1		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input Low Voltage IN, /IN	Note 3	-0.3		V <sub>CC</sub> +0.2	V
V <sub>IN</sub>	Input Voltage Swing	Notes 3, 4	0.1		3.6	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swing	Notes 3, 4, 5	0.2			V
I <sub>IN</sub>	Input Current IN, /IN	Note 3			45	mA
V <sub>REF-AC</sub>	Reference Voltage	Note 6	V <sub>CC</sub> -1.525	V <sub>CC</sub> -1.425	V <sub>CC</sub> -1.325	V

- Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- Note 2. Specification for packaged product only.
- Note 3. Due to the internal termination (see "Input Buffer Structure" section) the input current depends on the applied voltages at IN, /IN and V<sub>T</sub> inputs. Do not apply a combination of voltages that causes the input current to exceed the maximum limit!
- Note 4. See "Timing Diagram" for  $V_{IN}$  definition.  $V_{IN}$  (max.) is specified when  $V_T$  is floating.
- Note 5. See Figures 1c and 1d for V<sub>DIFF</sub> definition.
- Note 6. Operating using V<sub>IN</sub> is limited to AC-coupled PECL or CML applications only. Connect directly to V<sub>T</sub> pin.

# LVDS OUTPUTS DC ELECTRICAL CHARACTERISTICS(Note 1, 2)

 $V_{CC}$  = 2.5V ±5%;  $T_A$  = -40°C to +85°C; Unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OUT</sub>	Output Voltage Swing	Note 5	250	350	450	mV
V <sub>OH</sub>	Output High Voltage	Note 3			1.475	V
V <sub>OL</sub>	Output Low Voltage	Note 3	0.925			٧
V <sub>OCM</sub>	Output Common Mode Voltage	Note 4	1.125		1.375	V
$\Delta V_{OCM}$	Change in Common Mode Voltage		-50		50	mV

- Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- Note 2. Specification for packaged product only.
- **Note 3.** Measured as per Figure 1a,  $100\Omega$  across Q and /Q outputs.
- Note 4. Measured as per Figure 1b.
- Note 5. See Figure 1c.

# LVTTL/CMOS INPUTS DC ELECTRICAL CHARACTERISTICS(Note 1, 2)

 $V_{CC}$  = 2.5V ±5%;  $T_A$  = -40°C to +85°C; Unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		2.0	1	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		0	_	0.8	V
I <sub>IH</sub>	Input HIGH Current		-125	_	20	μА
I <sub>IL</sub>	Input LOW Current		_	1	-300	μΑ

- Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- Note 2. Specification for packaged product only.

# AC ELECTRICAL CHARACTERISTICS(Note 1, 2)

 $V_{CC}$  = 2.5V ±5%;  $T_A$  = -40°C to +85°C; Unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Toggle Frequency	Output Swing: ≥200mV	2			GHz
	Maximum Input Frequency	Note 3	3.2			GHz
t <sub>PLH</sub>	Differential Propagation Delay	Input Swing: <400mV	500	625	750	ps
t <sub>PHL</sub>	IN to Q	Input Swing: ≥400mV	450	575	700	ps
t <sub>SKEW</sub>	Within-Device Skew (differential) (QB0-to-QB1)	Note 4		7	15	ps
	Within-Device Skew (differential) (Bank A-to-Bank B)	Note 4		12	30	ps
	Part-to-Part Skew (differential)	Note 4			250	ps
t <sub>rr</sub>	Reset Recovery Time	Note 5	600			ps
T <sub>jitter</sub>	Cycle-to-Cycle Jitter	Note 6			1	ps(rms)
	Total Jitter	Note 7			10	ps(pk-pk)
t <sub>r</sub> , t <sub>f</sub>	Rise / Fall Time (20% to 80%)		70	130	200	ps

- Note 1. Measured with 400mV input signal, 50% duty cycle. 100Ω termination between Q and /Q, unless otherwise stated.
- Note 2. Specification packaged product only.
- Note 3. Bank A (pass-through) maximum frequency is limited by the output stage. Bank B (input-to-output ÷2, ÷4, ÷8, ÷16) can accept an input frequency >3GHz, while Bank A will be slew rate limited.
- Note 4. Skew is measured between outputs under identical transitions.
- Note 5. See "Timing Diagram."
- Note 6. Cycle-to-cycle jitter definition: the variation in period between adjacent cycles over a random sample of adjacent cycle pairs. T<sub>jitter\_cc</sub>=T<sub>n</sub>-T<sub>n+1</sub>, where T is the time between rising edges of the output signal.
- Note 7. Total jitter definition: with an ideal clock input, of frequency  $\leq$   $f_{MAX}$  (device), no more than one output edge in  $10^{12}$  output edges will deviate by more than the specified peak-to-peak jitter value.

# LVDS OUTPUT




Figure 1a. LVDS Differential Measurement




Figure 1b. LVDS Common Mode Measurement

# **DEFINITION OF SINGLE-ENDED AND DIFFERENTIAL SWING**




Figure 1c. Single-Ended Swing






Figure 1d. Differential Swing


### **TIMING DIAGRAM**





# **TYPICAL OPERATING CHARACTERISTICS**


 $V_{CC}$  = 2.5V,  $V_{IN}$  = 400mV,  $T_A$  = 25°C, unless otherwise stated.














# **INPUT BUFFER STRUCTURE**




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified TTL/CMOS Input Buffer

# **INPUT INTERFACE APPLICATIONS**




Figure 3a. DC-Coupled CML Input Interface




Figure 3b. AC-Coupled CML Input Interface




Figure 3c. DC-Coupled PECL Input Interface




Figure 3d. AC-Coupled PECL Input Interface




Figure 3e. LVDS Input Interface





Figure 3f. HSTL Input Interface


# RELATED PRODUCT AND SUPPORT DOCUMENTATION

Part Number	Function	Data Sheet Link
SY89871U	2.5GHz Any Diff. In-to-LVPECL Programmable Clock Divider/Fanout Buffer w/Internal Termination	http://www.micrel.com/product-info/products/sy89871u.shtml
SY89873L	3.3V, 2GHz Any Diff. In-to-LVDS Programmable Clock Divider/Fanout Buffer	http://www.micrel.com/product-info/products/sy89873l.shtml
	MLF™ Application Note	http://www.amkor.com/products/notes_papers/mlf_appnote_0902.pdf
HBW Solutions	New Products and Applications	http://www.micrel.com/product-info/products/solutions.shtml

### 16 LEAD *Micro*LeadFrame™ (MLF-16)








- 1. DIMENSIONS ARE IN mm.
- 2. DIE THICKNESS ALLOWABLE IS 0.305mm MAX.
- 3. PACKAGE WARPAGE MAX 0.05mm.
- THIS DIMENSION APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20mm AND 0.25mm FROM TIP.
- 5 APPLIES ONLY FOR TERMINALS

FOR EVEN TERMINAL/SIDE

Rev. 02



PCB Thermal Consideration for 16-Pin MLF™ Package (Always solder, or equivalent, the exposed pad to the PCB)

#### Package Notes:

Note 1. Package meets Level 2 moisture sensitivity classification, and is shipped in dry-pack form.

Note 2. Exposed pads must be soldered to a ground for proper thermal management.

### MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.

Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.