

2.5GHz ANY DIFF. IN-TO-LVPECL Precision Edge[™] PROGRAMMABLE CLOCK DIVIDER/FANOUT SY89871U FINAL **BUFFER WITH INTERNAL TERMINATION**

FEATURES

Precision Edge[™]

DESCRIPTION

The SY89871U is a 2.5V/3.3V LVPECL output precision clock divider capable of accepting a high-speed differential clock input (AC or DC-coupled) CML, LVPECL, HSTL or LVDS clock input signal and dividing down the frequency using a programmable divider ratio to create a frequencylocked lower speed version of the input clock (Bank B). Available divider ratios are 2, 4, 8 and 16. In a typical 622MHz clock system this would provide availability of 311MHz, 155MHz, 77MHz or 38MHz auxiliary clock components.

The differential input buffer has a unique internal termination design that allows access to the termination network through a V_{T} pin. This feature allows the device to easily interface to different logic standards. A V_{RFF-AC} reference is included for AC-coupled applications.


The SY89871U includes two phase-matched output banks. Bank A (QA) is a frequency-matched copy of the input. Bank B (QB0, QB1) is a divided down output of the input frequency. Bank A and Bank B maintain a matched delay independent of the divider setting.

- Two matched-delay outputs:
 - Bank A: undivided pass-through (QA)
 - Bank B: programmable divide by 2, 4, 8, 16 > (QB0, QB1)
- Matched delay: all outputs have matched delay, independent of divider setting
- Guaranteed AC performance:
 - > 2.5GHz f_{MAX}
 - < 250ps t_r/t_f
 - < 670ps T_{pd} (matched delay)
 - < 15ps within-device skew
- Low jitter design
 - < 1ps (rms) cycle-to-cycle jitter
 - < 10ps (pk-pk) total jitter
- Power supply 3.3V or 2.5V
- Unique input termination and V_T pin for DC-coupled and AC-coupled inputs: any differential inputs (LVPECL, LVDS, CML, HSTL)
- TTL/CMOS inputs for select and reset
- 100K EP compatible LVPECL outputs
- Parallel programming capability
- Wide operating temperature range: -40°C to +85°C
- Available in 16-pin (3mm × 3mm) MLF[™] package

APPLICATIONS


- OC-3 to OC-192 SONET/SDH applications
- Transponders
- Oscillators
- SONET/SDH line cards

FUNCTIONAL BLOCK DIAGRAM




Precision Edge is a trademark of Micrel, Inc. MicroLeadFrame and MLF are trademarks of Amkor Technology, Inc.

TYPICAL PERFORMANCE



PACKAGE/ORDERING INFORMATION



Ordering Information

| Part Number | Package Type | Operating Range | Package Marking |
|---------------|-----------------|--------------------|--------------------|
| SY89871UMI | MLF-16 | Industrial | SY89871U |
| SY89871UMITR* | MLF-16 | Industrial | SY89871U |

*Tape and Reel

PIN DESCRIPTION

| Pin Number | Pin Name | Pin Function | |
|------------|------------------------|--|--|
| 1, 2, 3, 4 | QB0, /QB0 QB1, /QB1 | Differential Buffered Output Clocks: This differential output is a divided-down version of the input frequency and has a matched output delay with Bank A. Divided by 2, 4, 8, or 16. See "Truth Table." Unused output pairs may be left floating. | |
| 5, 6 | QA, /QA | Differential Buffered Undivided Output Clock. | |
| 7, 14 | VCC | Positive Power Supply: Bypass with $0.1\mu F/0.01\mu F$ low ESR capacitors. | |
| 8 | /RESET | Output Reset: Internal $25k\Omega$ pull-up. Logic LOW will reset the divider select. See "Truth Table." Input threshold is V _{CC} /2. | |
| 12, 9 | IN, /IN | Differential Input: Internal 50Ω termination resistors to V _T input. See "Input Interface Applications" section. | |
| 10 | VREF-AC | Reference Voltage: Equal to V _{CC} -1.4V (approx.), and used for AC-coupled applications. Maximum sink/source current is 0.5mA. See "Input Interface Applications" section. | |
| 11 | VT | Termination Center-Tap: For CML and LVDS inputs, leave this pin floating. Otherwise, see "Input Interface Application" section. | |
| 13 | GND | Ground. | |
| 15, 16 | S1, S0 | Select Pins: See "Truth Table." LVTTL/CMOS logic levels. Internal $25k\Omega$ pull-up resistor. Logic HIGH if left unconnected (divided by 16 mode). S0 = LSB. Input threshold is V _{CC} /2. | |

TRUTH TABLE

| /RESET | S1 | S0 | Bank A Output | Bank B Outputs |
|--------|----|----|---------------|----------------------|
| 1 | 0 | 0 | Input Clock | Input Clock ÷2 |
| 1 | 0 | 1 | Input Clock | Input Clock ÷4 |
| 1 | 1 | 0 | Input Clock | Input Clock ÷8 |
| 1 | 1 | 1 | Input Clock | Input Clock ÷16 |
| 0 | Х | Х | Input Clock | QB = LOW, /QB = HIGH |

Absolute Maximum Ratings^(Note 1)

| Supply Voltage (V _{CC}) | –0.5V to +4.0V |
|---|--------------------------------|
| Input Voltage (V _{IN}) | –0.5V to V _{CC} +0.3V |
| ECL Output Current (I _{OUT}) | |
| Continuous | 50mA |
| Surge | 100mA |
| V _T Current (I _{VT}) | ±100mA |
| Input Current IN, /IN (I _{IN}) | ±50mA |
| V _{REF-AC} Sink/Source Current (I _{VREF-AC} |), Note 3 ±2mA |
| Lead Temperature (soldering, 10sec.) . | |
| Storage Temperature (T _S) | –65°C to +150°C |

Operating Ratings^(Note 2)

| Supply Voltage (V _{CC}) | +2.375V to +3.63V |
|--|-------------------|
| Ambient Temperature (T _A) | 40°C to +85°C |
| Package Thermal Resistance | |
| MLF™ (θ _{JA}) | |
| Still-Air | 60°C/W |
| 500lfpm | 54°C/W |
| MLF™ (ψ _{JB}), Note 4 | |
| Junction-to-Board | |

Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

Note 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

- Note 3. Due to the limited drive capability use for input of the same package only.
- Note 4. Junction-to-board resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB.

DC ELECTRICAL CHARACTERISTICS(Note 1, 2)

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|----------------------|---|------------------------------|------------------------|--------------------------|------------------------|-------|
| V _{CC} | Power Supply Voltage | | 2.375 | | 3.63 | V |
| I _{CC} | Power Supply Current | No load, max V _{CC} | | 50 | 75 | mA |
| R _{IN} | Differential Input Resistance, (IN, /IN) | | 80 | 100 | 120 | Ω |
| V _{IH} | Input HIGH Voltage, (IN, /IN) | Note 3 | 0.1 | | V _{CC} +0.3 | V |
| V _{IL} | Input LOW Voltage, (IN, /IN) | Note 3 | -0.3 | | V _{CC} +0.2 | V |
| V _{IN} | Input Voltage Swing | Notes 3, 4 | 0.1 | | 3.6 | V |
| V _{DIFF_IN} | Differential Input Voltage Swing | Notes 3, 4, 5 | 0.2 | | | V |
| I _{IN} | Input Current, (IN, /IN) | Note 3 | | | 45 | mA |
| V _{REF-AC} | Reference Voltage | Note 6 | V _{CC} -1.525 | 5 V _{CC} –1.425 | V _{CC} -1.325 | V |

 $T_A = -40^{\circ}C$ to +85°C, unless otherwise stated.

Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

Note 2. Specification for packaged product only.

Note 3. Due to the internal termination (see "Input Stucture Buffer") the input current depends on the applied voltages at IN, /IN and V_T inputs. Do not apply a combination of voltages that causes the input current to exceed the maximum limit.

Note 4. See "Timing Diagram" for V_{IN} definition. V_{IN} (max.) is specified when V_T is floating.

Note 5. See "Typical Operating Characteristics" section for V_{DIFF} definition.

Note 6. Operating using V_{IN} is limited to AC-coupled PECL or CML applications only. Connect directly to V_T pin.

(100KEP) LVPECL DC ELECTRICAL CHARACTERISTICS(Note 1, 2)

 V_{CC} = 3.3V ±10% or 2.5V ±5%; T_A = -40°C to +85°C, R_L = 50 Ω to V_{CC} -2V, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------------|-----------------------------------|-----------|------------------------|------------------------|------------------------|-------|
| V _{OH} | Output HIGH Voltage | | V _{CC} -1.145 | V _{CC} -1.020 | V _{CC} 0.895 | V |
| V _{OL} | Output LOW Voltage | | V _{CC} -1.945 | V _{CC} -1.820 | V _{CC} -1.695 | V |
| V _{OUT} | Output Voltage Swing | | 550 | 800 | 1050 | mV |
| V _{DIFF_OUT} | Differential Output Voltage Swing | | 1.10 | 1.6 | 210 | V |

Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. Parameters are for $V_{CC} = 2.5V$. They vary 1:1 with V_{CC} .

Note 2. Specification for packaged product only.

LVTTL/LVCMOS DC ELECTRICAL CHARACTERISTICS^(Note 1, 2)

 $V_{CC} = 3.3V \pm 10\%$ or 2.5V $\pm 5\%$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------|--------------------|-----------|------|-----|------|-------|
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V |
| V _{IL} | Input LOW Voltage | | | | 0.8 | V |
| I _{IH} | Input HIGH Current | | -125 | | 20 | μA |
| I _{IL} | Input LOW Current | | | | -300 | μA |

Note 1. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

Note 2. Specification for packaged product only.

AC ELECTRICAL CHARACTERISTICS(NOTE 1)

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|---------------------------------|---|----------------------|-----|-----|-----|-----------|
| f _{MAX} | Maximum Output Toggle Frequency | Output Swing ≥ 400mV | 2.5 | | | GHz |
| | Maximum Input Frequency | Note 3 | 3.2 | | | GHz |
| t _{PLH} | Differential Propagation Delay | Input Swing < 400mV | 460 | 580 | 710 | ps |
| t _{PHL} | IN-to-QA or QB | Input Swing ≥ 400mV | 420 | 550 | 670 | ps |
| t _{skew} | Within-Device Skew (Differential) QB0-to-QB1 | Note 4 | | 7 | 15 | ps |
| | Within-Device Skew (Differential) QA-to-QB | Note 4 | | 12 | 30 | ps |
| | Part-to-Part Skew (Differential) | Note 4 | | | 250 | ps |
| T _{jitter} | Cycle-to-Cycle Jitter | Note 5 | | | 1 | ps(rms) |
| | Total Jitter | Note 6 | | | 10 | ps(pk-pk) |
| t _{RR} | Reset Recovery Time | | 600 | | | ps |
| t _r , t _f | Output Rise/Fall Times (20% to 80%) | | 70 | 150 | 250 | ps |

 V_{CC} = 3.3V ±10% or 2.5V ±5%; T_{A} = –40°C to +85°C, unless otherwise stated.

Note 1. Measured with 400mV input signal, 50% duty cycle, all loading with 50Ω to V_{CC} -2V, unless otherwise stated.

Note 2. Specification for packaged product only.


Note 3. Bank A (pass-through) maximum frequency is limited by the output stage. Bank B (input-to-output +2, +4, +8, +16) can accept an input frequency >3GHz, while Bank A will be slew rate limited.

Note 4. Skew is measured between outputs under identical transitions.

Note 5. Cycle-to-cycle jitter definition: the variation in period between adjacent cycles over a random sample of adjacent cycle pairs. $T_{jitter_cc} = T_n - T_{n+1}$, where T is the time between rising edges of the output signal.


Note 6. Total jitter definition: with an ideal clock input, of frequency $\leq f_{MAX}$ (device), no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.


TIMING DIAGRAM





TYPICAL OPERATING CHARACTERISTICS

 V_{CC} = 3.3V, V_{IN} = 400mV, T_A = 25°C, unless otherwise stated.









DEFINITION OF SINGLE-ENDED AND DIFFERENTIAL SWING





Figure 1a. Single-Ended Swing





INPUT BUFFER STRUCTURE





Figure 2a. Simplified Differential Input Buffer





INPUT INTERFACE APPLICATIONS




Figure 3a. DC-Coupled CML Input Interface





Figure 3b. AC-Coupled CML Input Interface



* Bypass with 0.01µF to GND

Figure 3c. DC-Coupled PECL Input Interface




Figure 3d. AC-Coupled PECL Input Interface




Figure 3e. LVDS Input Interface






Figure 3f. HSTL Input Interface

RELATED PRODUCT AND SUPPORT DOCUMENTATION

| Part Number | Function | Data Sheet Link |
|---------------|---|---|
| SY89874U | 2.5GHz Any Diff. In-to-LVPECL Programmable Clock Divider and 1:2 Fanout Buffer w/Internal Termination | http://www.micrel.com/product-info/products/sy89874u.shtml |
| | MLF [™] Application Note | http://www.amkor.com/products/notes_papers/mlf_appnote_0902.pdf |
| HBW Solutions | New Products and Applications | http://www.micrel.com/product-info/products/solutions.shtml |

LVPECL OUTPUT TERMINATION RECOMMENDATIONS





Note 1. For +2.5V systems: $R1 = 250\Omega$, $R2 = 62.5\Omega$




Figure 4b. Three-Resistor "Y-Termination"

- Note 1. Power-saving alternative to Thevenin termination.
- Note 2. Place termination resistors as close to destination inputs as possible.
- Note 3. R_b resistor sets the DC bias voltage, equal to V_t. For +3.3V systems $R_b = 46\Omega$ to 50Ω . For +2.5V systems $R_b = 39\Omega$
- Note 4. C1 is an optional bypass capacitor intended to compensate for any tr/tf mismatches.





Figure 4d. Terminating Unused I/O

- Note 1. Unused output (/Q) must be terminated to balance the output.
- Note 2. For +2.5V systems: $R1 = 250\Omega$, $R2 = 62.5\Omega$, $R3 = 1.25k\Omega$, $R4 = 1.2k\Omega$.

16 LEAD MicroLeadFrame[™] (MLF-16)



PCB Thermal Consideration for 16-Pin MLF[™] Package (Always solder, or equivalent, the exposed pad to the PCB)

Package Notes:

- Note 1. Package meets Level 2 moisture sensitivity classification, and is shipped in dry-pack form.
- Note 2. Exposed pads must be soldered to a ground for proper thermal management.

MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.