

## FEATURES

- High-performance, 1GHz LVDS fanout buffer/translator
- 22 differential LVDS output pairs
- Guaranteed AC parameters over temperature and voltage:
  - > 1GHz  $f_{MAX}$
  - < 50ps within device skew
  - < 400ps  $t_r / t_f$  time
- Low jitter performance
  - < 1ps (rms) cycle-to-cycle jitter
  - < 1ps (pk-pk) total jitter
- 2:1 mux input accepts LVDS and LVPECL
- 3.3V supply voltage
- LVDS input includes internal 100 $\Omega$  termination
- Output enable function
- Available in a 64-Pin EPAD-TQFP

## DESCRIPTION

The SY89826L is a precision fanout buffer with 22 differential LVDS (Low Voltage Differential Swing) output pairs. The part is designed for use in low voltage 3.3V applications that require a large number of outputs to drive precisely aligned, ultra low-skew signals to their destination. The input is multiplexed from either LVDS or LVPECL (Low Voltage Positive Emitter Coupled Logic) by the CLK\_SEL pin. The OE (Output Enable) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control.

The SY89826L features a low pin-to-pin skew of less than 50ps—performance previously unachievable in a standard product having such a high number of outputs. The SY89826L is available in a single space saving package, enabling a lower overall cost solution.

## APPLICATIONS

- Enterprise networking
- High-end servers
- Communications


## TRUTH TABLE

OE <sup>(1)</sup>	CLK_SEL	Q0 – Q21	/Q0 – /Q21
0	0	LOW	HIGH
0	1	LOW	HIGH
1	0	LVDS_CLK	/LVDS_CLK
1	1	LVPECL_CLK	/LVPECL_CLK


### NOTE:

1. The OE (output enable) signal is synchronized with the low level of the LVDS\_CLK and LVPECL\_CLK signal.

## FUNCTIONAL BLOCK DIAGRAM



## PACKAGE/ORDERING INFORMATION



64-Pin TQFP (H64-1)

## Ordering Information

Part Number	Package Type	Operating Range	Package Marking
SY89826LHI	H64-1	Industrial	SY89826L

## PIN DESCRIPTIONS

Pin Number	Pin Name	I/O	Type	Internal Pull-up/ Pull-down	Pin Function
5, 6	LVDS_CLK /LVDS_CLK	Input	LVDS w/100Ω internal terminator	3.3kΩ pull-up (Figure 2)	Differential LVDS clock input. Selected when CLKSEL = LOW (Can be left floating if CLKSEL = HIGH). This input pair includes internal termination, and is intended to interface directly to LVDS. Leave floating if not used.
8, 9	LVPECL_CLK /LVPECL_CLK	Input	LVPECL	75kΩ pull-down (Figure 1)	Differential LVPECL clock input. Selected when CLKSEL = HIGH (Can be left floating if CLKSEL = LOW). Requires external termination. Leave floating if not used.
7	CLK_SEL	Input	LVTTL/ CMOS	11kΩ to VCCI	Selects LVDS_CLK when LOW and LVPECL_CLK when HIGH. Default condition is HIGH if left floating.
11	OE	Input	LVTTL/		Output enable/disable function. When LOW, Q outputs go LOW, /Q outputs go HIGH. Asynchronous input that is synchronized internally to prevent output glitches or runt pulses.
63, 61, 59, 57, 55, 53, 51, 47, 45, 43, 41, 39, 37, 35, 31, 29, 27, 25, 23, 21, 19, 15	Q0 – Q21	Output	LVDS		Differential LVDS clock outputs when OE = HIGH and static LOW when OE = LOW. Unused output pairs must be terminated with 100Ω across the differential pair to maintain low skew and jitter.
62, 60, 58, 56, 54, 52, 50, 46, 44, 42, 40, 38, 36, 34, 30, 28, 26, 24, 22, 20, 18, 14	/Q0 – /Q21	Output	LVDS		Differential clock outputs (complement) when OE = HIGH and static HIGH when OE = LOW. Unused output pairs must be terminated with 100Ω across the differential pair to maintain low skew and jitter.
4	VCCI	Power			Core VCC connect to 3.3V supply. Not connected to VCCO internally. Connect to VCCO on PCB. Bypass with 0.1μF in parallel with 0.01μF low ESR capacitors as close to VCC pins as possible.
1, 16, 17, 32, 49, 64	VCCO	Power			Output buffer VCC connects to 3.3V supply. Not connected to VCCI internally. Connect to VCCI on PCB. Bypass with 0.1μF in parallel with 0.01μF low ESR capacitors as close to VCC pins as possible.
10	GNDI	Power			Core ground not connected to GND0 internally. Connect to GND0 on PCB.
2, 13, 33, 48	GND0	Power			Output buffer ground not connected to GNDI internally. Connect to GNDI on PCB.
3, 12	NC				No connect pins to be left open.

**Absolute Maximum Ratings**(Note 1)

Power Supply Voltage ( $V_{CCI}$ , $V_{CCO}$ )	..... -0.5 to +4.0V
Input Voltage ( $V_{IN}$ )	..... -0.5 to $V_{CCI}$
Output Current ( $I_{OUT}$ )	..... $\pm 10$ mA
Storage Temperature ( $T_S$ )	..... -65 to +150°C
ESD Rating, <b>Note 3</b>	..... >1kV

**Operating Ratings**(Note 2)

Supply Voltage ( $V_{CC}$ to GND)	..... +3.0V to +3.6V
Ambient Temperature ( $T_A$ )	..... -40°C to +85°C
Package Thermal Resistance	
TQFP ( $\theta_{JA}$ )	
Exposed pad soldered to GND	
Still-Air(multi-layer PCB)	..... 23°C/W
-200lfpm (multi-layer PCB)	..... 18°C/W
-500lfpm (multi-layer PCB)	..... 15°C/W
Exposed pad <u>NOT</u> soldered to GND (not recommended)	
Still-Air(multi-layer PCB)	..... 44°C/W
-200lfpm (multi-layer PCB)	..... 36°C/W
-500lfpm (multi-layer PCB)	..... 30°C/W
TQFP ( $\theta_{JC}$ )	..... 4.4°C/W

**Note 1.** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

**Note 2.** The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

**Note 3.** Devices are ESD sensitive. Handling precautions recommended.

**DC ELECTRICAL CHARACTERISTICS**

**Power Supply:**  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{CCI}$ , $V_{CCO}$	$V_{CC}$ Core, $V_{CC}$ Output	<b>Note 4</b>	3.0	3.3	3.6	V
$I_{CCI}$	$I_{CC}$ Core	Max. $V_{CC}$		46	70	mA
$I_{CCO}$	$I_{CC}$ Output	No Load, Max. $V_{CC}$		175	260	mA

**Note 4.**  $V_{CCI}$  and  $V_{CCO}$  must be connected together on the PCB such that they remain at the same potential.  $V_{CCI}$  and  $V_{CCO}$  are not internally connected on the die.

**LVDS Input:**  $V_{CC} = 3.3\text{V} \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{IN}$	Input Voltage Range		0		2.4	V
$V_{ID}$	Differential Input Swing		100			mV
$I_{IL}$	Input LOW Current		-1.25			mA
$R_{IN}$	LVDS Differential Input Resistance (LVDS_CLK to /LVDS_CLK)		80	100	120	$\Omega$

## DC ELECTRICAL CHARACTERISTICS

**LVPECL Input:**  $V_{CC} = 3.3V \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{IH}$	Input HIGH Voltage (Single-Ended)		$V_{CC} - 1.165$		$V_{CC} - 0.880$	V
$V_{IL}$	Input LOW Voltage		$V_{CC} - 1.945$		$V_{CC} - 1.625$	V
$V_{PP}$	Minimum Input Swing (LVPECL_CLK)	<b>Note 6</b>	300			mV
$V_{CMR}$	Common Mode Range (LVPECL_CLK)	<b>Note 7</b>	$GNDI + 1.8$		$V_{CCI} - 0.4$	V
$I_{IH}$	Input HIGH Current				150	$\mu\text{A}$
$I_{IL}$	Input LOW Current		0.5			$\mu\text{A}$

**Note 6.** The  $V_{PP}$  (min.) is defined as the minimum input differential voltage which will cause no increase in the propagation delay.

**Note 7.**  $V_{CMR}$  is defined as the range within which the  $V_{IH}$  level may vary, with the device still meeting the propagation delay specification. The numbers in the table are referenced to  $V_{CCI}$ . The  $V_{IL}$  level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to  $V_{PP}$  (min.).  $V_{CMR}$  range varies 1:1 with  $V_{CCI}$ .  $V_{CMR}$  (min) is fixed at  $GNDI + 1.8V$ .

**CMOS/LVTTL Inputs:**  $V_{CC} = 3.3V \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{IH}$	Input HIGH Voltage		2.0			V
$V_{IL}$	Input LOW Voltage				0.8	V
$I_{IH}$	Input HIGH Current	$V_{IN} = V_{CC}$			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current	$V_{IN} = 0.5V$	-600			$\mu\text{A}$

**LVDS Output:**  $V_{CC} = 3.3V \pm 10\%$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$

Symbol	Parameter	Condition	Min	Typ	Max	Units
$V_{OD}$	Differential Output Voltage	<b>Note 8, 9</b>	250	350	400	mV
$V_{OH}$	Output HIGH Voltage	<b>Note 8</b>			1.474	V
$V_{OL}$	Output LOW Voltage	<b>Note 8</b>	0.925			V
$V_{OCM}$	Output Common Mode Voltage	<b>Note 9</b>	1.125		1.375	V
$\Delta V_{OCM}$	Change in Common Mode Voltage		-50		50	mV

**Note 8.** Measured as per Figure 3,  $100\Omega$  across Q and /Q outputs.

**Note 9.** Measured as per Figure 4.

**AC ELECTRICAL CHARACTERISTICS,(NOTE 1)**

$V_{CC} = 3.3V \pm 10\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , unless noted.

Symbol	Parameter	Condition	Min	Typ	Max	Units
$f_{MAX}$	Maximum Toggle Frequency	<b>Note 2</b>	1.0			GHz
$t_{PHL}$ $t_{PLH}$	Differential Propagation Delay, <b>Note 3</b>	LVPECL Input: 150mV LVPECL Input: 800mV	0.750 0.6	1.0 0.850	1.250 1.10	ns ns
		LVDS Input: 100mV LVDS Input: 400mV	0.950 0.800	1.2 1.0	1.450 1.30	ns ns
$t_{SWITCHOVER}$	Clock Input Switchover	CLK_SEL-to-Valid Output		1.4	1.7	ns
$t_{S(OE)}$	Output Enable Set-Up Time	<b>Note 4</b>	1.0			ns
$t_{H(OE)}$	Output Enable Hold Time	<b>Note 4</b>	0.5			ns
$t_{skew}$	Within Device Skew	<b>Note 5</b> $0^\circ C$ to $+85^\circ C$ $-40^\circ C$		25	50 75	ps ps
	Part-to-Part Skew	<b>Note 6</b>			400	ps
$t_{JITTER}$	Cycle-to-Cycle Total Jitter	<b>Note 7</b> <b>Note 8</b>		<1	1 2	ps(rms) ps(pk-pk)
$t_r, t_f$	Output Rise/Fall Times (20% to 80%)		200	290	400	ps

**Note 1.** 100 $\Omega$  termination between Q and /Q outputs. Airflow  $\geq 300$ lfpm, or exposed pad soldered to ground plane. Typicals are at nominal supply,  $T_A = 25^\circ C$ .

**Note 2.**  $f_{MAX}$  is defined as the maximum toggle frequency, measured with a 750mV LVPECL input or 350mV LVDS input. Output swing is  $\geq 200$ mV.

**Note 3.** Differential propagation delay is defined as the delay from the crossing point of the differential input signals to the crossing point of the differential output signals.

**Note 4.** Set-up and hold time applies to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set-up and hold time does not apply. OE set-up time is defined with respect to the rising edge of the clock. OE HIGH to LOW transition ensures outputs remain disabled during the next clock cycle. OE LOW to HIGH transition enables normal operation of the next input clock.

**Note 5.** The within-device skew is defined as the worst case difference between any two similar delay paths within a single device with identical input transition, operating at the same voltage and temperature.





**Note 6.** The part-to-part skew is defined as the absolute worst case difference between any two delay paths on any two devices operating at the same voltage and temperature. Part-to-part skew is the total skew difference; pin-to-pin skew + part-to-part skew.

**Note 7.** Cycle-to-cycle jitter definition: The variation in period between adjacent cycles over a random sample of adjacent cycle pairs.  $T_{JITTER\_CC} = T_n - T_{n+1}$  where T is the time between rising edges of the output signal.




**Note 8.** Total jitter definition: with an ideal clock input, no more than one output edge in  $10^{12}$  output edges will deviate by more than the specified peak-to-peak jitter value.

**TYPICAL OPERATING CHARACTERISTICS**

$V_{CC} = 3.3V$ ,  $V_{EE} = GND$ ,  $T_A = 25^\circ C$ , unless otherwise stated



FUNCTIONAL CHARACTERISTICS



## LVPECL/LVDS INPUTS




Figure 1. Simplified LVPECL Input Stage




Figure 2. Simplified LVDS Input Stage

## LVDS OUTPUTS

LVDS specifies a small swing of 350mV typical, on a nominal 1.25V common mode above ground. The common mode voltage has tight limits to permit large variations in ground between an LVDS driver and receiver. Also, change

in common mode voltage, as a function of data input, is also kept tight, to keep EMI low.




Figure 3. LVDS Differential Measurement




Figure 4. LVDS Common Mode Measurement




Figure 5. Output Driver Signal Levels (Single-Ended)




Figure 6. Output Driver Signal Levels (Differential)



## DETAILED DESCRIPTION

The SY89826L is a precision 1:22 fanout buffer. It accepts either an LVPECL or LVDS input, selectable by an input mux, and outputs 22 LVDS output pairs. The device features a synchronous output enable. The SY89826L provides extremely low skew across its outputs.

### LVPECL\_CLK

The SY89826L allows one input with standard LVPECL voltage swing. This input may be adjusted per the data sheet characteristics regarding the CMR and minimum input swing. As the SY89826L contains no appropriate internal termination, upstream devices need to be properly terminated to provide the proper LVPECL input swing. If not being used (CLK\_SEL is LOW), this input pair may be left floating, as it is internally terminated to ground via a 75k $\Omega$  pull-down resistor.

### LVDS\_CLK

The SY89826L allows one input with standard LVDS voltage swing. The SY89826L provides an appropriate internal 100 $\Omega$  termination resistor. Hence, upstream LVDS devices do not require external termination to drive the SY89826L. If not being used (CLK\_SEL is HIGH), this input pair may be left floating.

### CLK\_SEL Input

The CLK\_SEL TTL Input is used to select either LVDS\_CLK (CLK\_SEL is LOW) or LVPECL\_CLK (CLK\_SEL is LOW),.

### OE

The SY89826L's output enable function is designed to disable the outputs only when the outputs are LOW. This avoids the possibility of generating runt pulses. The OE input is an asynchronous input, but operates as a synchronous enable. For synchronous operation, please adhere to the specific setup and hold times. When disabled, the Q outputs are LOW and the /Q outputs are HIGH.

### LVDS Outputs


The SY89826L's LVDS outputs swing typically 350mV around a 1.25V common mode voltage above ground. The common mode voltage has tight limits to permit large variations in ground between an LVDS driver and receiver. Also, change in common mode voltage, as a function of data input is kept tight to keep EMI low.

Each of the SY89826L's LVDS outputs should be terminated with a 100 $\Omega$  termination resistor including any unused output pairs. This ensures the best jitter and skew performance of the device.


**RELATED MICREL PRODUCTS**

Part Number	Function	Data Sheet Link
SY55855V	Dual CML/PECL/LVPECL-to-LVDS Translator	<a href="http://www.micrel.com/product-info/products/sy55855v.shtml">www.micrel.com/product-info/products/sy55855v.shtml</a>
SY89825U	2.5/3.3V 1:22 High-performance, Low-voltage PECL Bus Clock Driver & Translator w/ Internal Termination	<a href="http://www.micrel.com/product-info/products/sy89825u.shtml">www.micrel.com/product-info/products/sy89825u.shtml</a>
SY89828L	3.3V 1GHz Dual 1:10 Precision LVDS Fanout Buffer with 2:1 Input Mux	<a href="http://www.micrel.com/product-info/products/sy89828l.shtml">www.micrel.com/product-info/products/sy89828l.shtml</a>
SY89829U	2.5/3.3V High-performance, Dual 1:10 LVPECL Clock Driver w/ Internal Termination & Redundant Switchover	<a href="http://www.micrel.com/product-info/products/sy89829u.shtml">www.micrel.com/product-info/products/sy89829u.shtml</a>
M-0317	HBW Solutions	<a href="http://www.micrel.com/product-info/as/solutions.shtml">www.micrel.com/product-info/as/solutions.shtml</a>
Exposed Pad	Amkor Exposed Pad Application Note	<a href="http://www.amkor.com/products/notes_papers/epad.pdf">www.amkor.com/products/notes_papers/epad.pdf</a>

# 64 LEAD EPAD-TQFP (DIE UP) (H64-1)



Rev. 02



PCB Thermal Consideration for 64-Pin EPAD-TQFP Package

**MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA**

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2002 Micrel Incorporated