
### **FEATURES**

- LVPECL or LVDS input to 22 LVPECL outputs
- 100K ECL compatible outputs
- LVDS input includes  $100\Omega$  termination
- **■** Guaranteed AC parameters over voltage:
  - > 2GHz f<sub>MAX</sub> (toggle)
  - < 35ps max. ch-ch skew
- Low voltage operation: 2.5V, 3.3V
- Temperature range: -40°C to +85°C
- Output enable pin
- Available in a 64-Pin EPAD-TQFP

### PIN CONFIGURATION



### **DESCRIPTION**

The SY89825U is a High Performance Bus Clock Driver with 22 differential LVPECL output pairs. This part is designed for use in low voltage (2.5V, 3.3V) applications which require a large number of outputs to drive precisely aligned, ultra low skew signals to their destination. The input is multiplexed from either LVDS or LVPECL by the CLK\_SEL pin. The LVDS input includes a  $100\Omega$  internal termination, thus eliminating the need for external termination. The Output Enable (OE) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This eliminates any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control.

The SY89825U features low pin-to-pin skew (35ps max.) —performance previously unachievable in a standard product having such a high number of outputs. The SY89825U is available in a single space saving package which provides a lower overall cost solution. In addition, a single chip solution improves timing budgets by eliminating the multiple device solution with their corresponding large part-to-part skew.


### **APPLICATIONS**

- High-performance PCs
- **■** Workstations
- Parallel processor-based systems
- Other high-performance computing
- **■** Communications

### **PIN NAMES**

Pin	Function
LVDS_CLK, /LVDS_CLK	Differential LVDS Inputs (Internal 100Ω termination included)
LVPECL_CLK, /LVPECL_CLK	Differential LVPECL Inputs.
CLK_SEL	Input CLK Select (LVTTL)
OE	Output Enable (LVTTL)
$Q_0 - Q_{21}, /Q_0 - /Q_{21}$	Differential LVPECL Outputs. Terminate with $50\Omega$ to $V_{CC}$ -2V
GND	Ground
V <sub>CCI</sub>	Power Supply. Connect to $V_{CC}$ on PCB. $V_{CCI}$ and $V_{CCO}$ are not internally connected
Vcco	Power Supply for Output Buffer. Connect to $V_{\text{CCI}}$ on PCB. $V_{\text{CCI}}$ and $V_{\text{CCO}}$ are not internally connected

# **LOGIC SYMBOL**



### **TRUTH TABLE**

OE <sup>(1)</sup>	CLK_SEL	Q <sub>0</sub> – Q <sub>21</sub>	/Q <sub>0</sub> -/Q <sub>21</sub>
0	0	LOW	HIGH
0	1	LOW	HIGH
1	0	LVDS_CLK	/LVDS_CLK
1	1	LVPECL_CLK	/LVPECL_CLK

# **SIGNAL GROUPS**

Signal	1/0	Level
LVDS_CLK, /LVDS_CLK	Input	LVDS
$Q_0 - Q_{21}, /Q_0 - /Q_{21}$	Output	LVPECL
LVPECL_CLK, /LVPECL_CLK	Input	LVPECL
CLK_SEL, OE	Input	LVCMOS/LVTTL

#### NOTE:

 The OE (output enable) signal is synchronized with the low level of the LVDS\_CLK and LVPECL\_CLK signal.

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating		Value	Unit		
V <sub>CCI</sub> /V <sub>CCO</sub>	V <sub>CC</sub> Pin Potential to Ground Pin	V <sub>CC</sub> Pin Potential to Ground Pin				
V <sub>IN</sub>	Input Voltage		–0.5 to V <sub>CCI</sub>	V		
I <sub>OUT</sub>	DC Output Current		<b>–</b> 50	mA		
Tstore	Storage Temperature		-65 to +150	°C		
$\theta_{JA}$	Package Thermal Resistance (Junction With exposed pad soldered to GND	n-to-Ambient)  - Still-Air (multi-layer PCB)  - 200Ifpm (multi-layer PCB)  - 500Ifpm (multi-layer PCB)	23 18 15	°C/W °C/W °C/W		
	Exposed pad <u>not</u> soldered to GND	<ul><li>Still-Air (multi-layer PCB)</li><li>200lfpm (multi-layer PCB)</li><li>500lfpm (multi-layer PCB)</li></ul>	44 36 30	°C/W °C/W °C/W		
θ <sub>JC</sub>	Package Thermal Resistance (Junction-to-Case)		4.3	°C/W		

#### NOTE:

 Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data book. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

# DC ELECTRICAL CHARACTERISTICS

#### **Power Supply**

		Т	$T_A = -40^{\circ}C$		T <sub>A</sub> = +25°C			$T_A = +85^{\circ}C$			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>CCI,</sub> V <sub>CCO</sub>	Power Supply <sup>(1)</sup>	2.37	1	3.6	2.37	ı	3.8	2.37	ı	3.6	V
I <sub>CC</sub>	Total Supply Current <sup>(2)</sup>	_	100	150		100	150		100	150	mA

#### NOTES:

- 1.  $V_{CCI}$  and  $V_{CCO}$  must be connected together on the PCB such that they remain at the same potential.  $V_{CCI}$  and  $V_{CCO}$  are not internally connected on the die.
- 2. No load. Outputs floating.

### **LVDS Input** $(V_{CC} = 2.37V \text{ to } 3.6V, \text{ GND} = 0V)$

		$T_A = -40^{\circ}C$		$T_A = +25^{\circ}C$			Т				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>IN</sub>	Input Voltage Range	0	_	2.4	0		2.4	0	_	2.4	V
V <sub>ID</sub>	Differential Input Swing	100	_	_	100	_	_	100	_	_	mV
I <sub>IL</sub>	Input Low Current <sup>(1)</sup>	-1.25	_	_	-1.25	_	_	-1.25	_	_	mA
R <sub>IN</sub>	LVDS Differential Input Resistance (LVDS_CLK to /LVDS_CLK)	80	100	120	80	100	120	80	100	120	Ω

#### NOTE:

1. For I<sub>IL</sub>, both LVDS inputs are grounded.

### **LVPECL Input/Output** $(V_{CC} = 2.37V \text{ to } 3.6V, \text{GND} = 0V)$

		T <sub>A</sub> = -	–40°C	T <sub>A</sub> =	+25°C	T <sub>A</sub> =		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage (Single ended)	V <sub>CC</sub> – 1.165	V <sub>CC</sub> – 0.88	V <sub>CC</sub> – 1.165	V <sub>CC</sub> – 0.88	V <sub>CC</sub> – 1.165	V <sub>CC</sub> – 0.88	٧
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> – 1.945	V <sub>CC</sub> – 1.625	V <sub>CC</sub> – 1.945	V <sub>CC</sub> – 1.625	V <sub>CC</sub> – 1.945	V <sub>CC</sub> – 1.625	V
V <sub>PP</sub>	Minimum Input Swing <sup>(1)</sup> LVPECL_CLK	600		600	_	600	_	mV
V <sub>CMR</sub>	Common Mode Range <sup>(2)</sup> LVPECL_CLK	-1.5	-0.4	-1.5	-0.4	-1.5	-0.4	V
V <sub>OH</sub>	Output HIGH Voltage <sup>(3)</sup>	V <sub>CCO</sub> – 1.085	V <sub>CCO</sub> - 0.880	V <sub>CCO</sub> – 1.025	V <sub>CCO</sub> - 0.880	V <sub>CCO</sub> – 1.025	V <sub>CCO</sub> - 0.880	V
V <sub>OL</sub>	Output LOW Voltage <sup>(3)</sup>	V <sub>CCO</sub> – 1.830	V <sub>CCO</sub> – 1.555	V <sub>CCO</sub> – 1.810	V <sub>CCO</sub> – 1.620	V <sub>CCO</sub> – 1.810	V <sub>CCO</sub> – 1.620	V
I <sub>IH</sub>	Input HIGH Current	_	150	_	150	_	150	μΑ
I <sub>IL</sub>	Input LOW Current	0.5	_	0.5	_	0.5	_	μΑ

#### NOTES:

- 1. The V<sub>PP</sub> (min.) is defined as the minimum input differential voltage which will cause no increase in the propagation delay.
- V<sub>CMR</sub> is defined as the range within which the V<sub>IH</sub> level may vary, with the device still meeting the propagation delay specification. The numbers in the table are referenced to V<sub>CCI</sub>. The V<sub>IL</sub> level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to V<sub>PP</sub> (min.). The lower end of the CMR range varies 1:1 with V<sub>CCI</sub>. The V<sub>CMR</sub> (min) will be fixed at 3.3V |V<sub>CMR</sub> (min)|.
   Outputs loaded with 50Ω to V<sub>CC</sub> -2V.

### LVCMOS/LVTTL Control Inputs (OE, CLK\_SEL) ( $V_{CC} = 2.37V$ to 3.6V, GND = 0V)

		T <sub>A</sub> = -40°C		$T_A = +25^{\circ}C$			Т				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage	2.0		_	2.0			2.0	_	_	V
V <sub>IL</sub>	Input LOW Voltage	_	_	0.8	_		0.8	_	_	0.8	V
I <sub>IH</sub>	Input HIGH Current	+20	_	-250	+20		-250	+20	_	-250	μΑ
I <sub>IL</sub>	Input LOW Current	_	_	-600	_	_	-600	-	_	-600	μΑ

## AC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 2.37V \text{ to } 3.6V, \text{ GND} = 0V$ 

		T,	$T_A = -40^{\circ}C$		$T_A = +25^{\circ}C$			$T_A = +85^{\circ}C$			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
f <sub>MAX</sub>	Max Toggle Frequency <sup>(2)</sup>	2	_	_	2	_	_	2	_	_	GHz
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation Delay (Differential) <sup>(3)</sup> LVPECL IN LVDS IN	0.600 0.800	_	1.2 1.4	0.600 0.800	0.900 1.1	1.2 1.4	0.600 0.800		1.2 1.4	ns
t <sub>SKEW</sub>	Within-Device Skew <sup>(4)</sup>	_	_	35	_	20	35	_	_	35	ps
	Part-to-Part Skew <sup>(5)</sup>	_	100	200	_	100	200	_	100	200	ps
t <sub>S(OE)</sub>	OE Set-Up Time <sup>(6)</sup>	1.0	_	_	1.0	_	_	1.0	_	_	ns
t <sub>H(OE)</sub>	OE Hold Time <sup>(6)</sup>	0.5	_	_	0.5	_	_	0.5	_	_	ns
t <sub>r</sub>	Output Rise/Fall Time (20% – 80%)	300	_	600	300	450	600	300	_	600	ps
t <sub>(switchover)</sub>	Input Switchover CLK_SEL-to-valid output	_	_	1.2	_	_	1.2	_	_	1.2	ns

#### NOTES:

- 1. Outputs loaded with  $50\Omega$  to  $V_{CC}-2V. \ \ Airflow \geq 300lfpm.$
- 2.  $f_{MAX}$  is defined as the maximum toggle frequency measured. Measured with a 750mV input signal, all loading with 50 $\Omega$  to  $V_{CC}$  –2V.
- 3. Differential propagation delay is defined as the delay from the crossing point of the differential input signals to the crossing point of the differential output signals.
- 4. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device operating at the same voltage and temperature.
- 5. The part-to-part skew is defined as the absolute worst case difference between any two delay paths on any two devices operating at the same voltage and temperature. Part-to-part skew is the <u>total</u> skew difference; pin-to-pin skew + part-to-part skew.
- 6. Set-up and hold time applies to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set-up and hold time does not apply. OE set-up time is defined with respect to the rising edge of the clock. OE HIGH to LOW transition ensures outputs remain disabled during the next clock cycle. OE LOW to HIGH transition enables normal operation of the next input clock.

### PRODUCT ORDERING CODE

Ordering	Package	Operating	Package
Code	Type	Range	Marking
SY89825UHI	H64-1	Industrial	

# LVDS/LVPECL INPUTS






Figure 1. Simplified LVPECL & LVDS Input Stage

# **TYPICAL CHARACTERISTICS**



Frequency Response vs. Output Amplitude @2.5V



Frequency Response vs. Output Amplitude @3.3V

## LVPECL TERMINATION RECOMMENDATIONS

#### **Output Considerations**

Be sure to properly terminate all outputs as shown below, or equivalent. For AC coupled applications, be sure to include a pull down resistor at the output of each driver. The emmiter follower outputs requires a DC current path to GND. Unused outputs can be left floating with minimal impact on skew and jitter.




Figure 1. Parallel Termination-Thevenin Equivalent

#### Notes:

1. For +2.5V systems:

 $R1 = 250\Omega$ 

 $R2 = 62.5\Omega$ 





Figure 2. Three-Resistor "Y-Termination"

#### Notes:

- 1. Power-saving alternative to Thevenin termination.
- 2. Place termination resistors as close to destination inputs as possible.
- 3.  $R_b$  resistor sets the DC bias voltage equal to  $V_t$ . For +3.3V systems  $R_b$  = 46 $\Omega$  to 49 $\Omega$ .
- 4. Precision, low-cost 3-Resistor networks are available from resistor manufacturers such as Thin Film Technology (www.thinfilm.com).

# 64 LEAD EPAD-TQFP (DIE UP) (H64-1)



### MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2001 Micrel Incorporated