

## FEATURES

- 3.3V core supply, 1.8V output supply for reduced power
- LVPECL and HSTL inputs
- 22 differential HSTL (low-voltage swing) output pairs
- HSTL outputs drive  $50\Omega$  to ground with no offset voltage
- Low part-to-part skew (200ps max.)
- Low pin-to-pin skew (50ps max.)
- Available in a 64-Pin EPAD-TQFP



Precision Edge™

## DESCRIPTION


The SY89824L is a High Performance Bus Clock Driver with 22 differential HSTL (High Speed Transceiver Logic) output pairs. The part is designed for use in low voltage (3.3V/1.8V) applications which require a large number of outputs to drive precisely aligned, ultra low skew signals to their destination. The input is multiplexed from either HSTL or LVPECL (Low Voltage Positive Emitter Coupled Logic) by the CLK\_SEL pin. The Output Enable (OE) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control.


The SY89824L features low pin-to-pin skew (50ps max.) and low part-to-part skew (200ps max.)—performance previously unachievable in a standard product having such a high number of outputs. The SY89824L is available in a single space saving package, enabling a lower overall cost solution.

## APPLICATIONS

- High-performance PCs
- Workstations
- Parallel processor-based systems
- Other high-performance computing
- Communications

## LOGIC SYMBOL



**PIN CONFIGURATION****64-Pin EPAD-TQFP****PIN NAMES**

Pin	Function
HSTL_CLK, /HSTL_CLK	Differential HSTL Inputs
LVPECL_CLK, /LVPECL_CLK	Differential LVPECL Inputs
CLK_SEL	Input CLK Select (LVTTL)
OE	Output Enable (LVTTL)
Q0-Q21, /Q0-/Q21	Differential HSTL Outputs
GND	Ground
VCCI	Vcc Core
VCCO	Vcc Output

**TRUTH TABLE**

OE <sup>(1)</sup>	CLK_SEL	Q0-Q21	/Q0-/Q21
0	0	LOW	HIGH
0	1	LOW	HIGH
1	0	HSTL_CLK	/HSTL_CLK
1	1	LVPECL_CLK	/LVPECL_CLK

**SIGNAL GROUPS**

Level	Direction	Signal
HSTL	Input	HSTL_CLK, /HSTL_CLK
HSTL	Output	Q0-Q21, /Q0-/Q21
LVPECL	Input	LVPECL_CLK, /LVPECL_CLK
LVCMOS/LVTTL	Input	CLK_SEL, OE

**NOTE:**

1. The OE (output enable) signal is synchronized with the low level of the HSTL\_CLK and LVPECL\_CLK signal.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Value	Unit
$V_{CC1}, V_{CC0}$	$V_{CC}$ Pin Potential to Ground Pin	-0.5 to +4.0	V
$V_{IN}$	Input Voltage	-0.5 to $V_{CCI}$	V
$I_{OUT}$	DC Output Current (Output HIGH)	-50	mA
$T_{store}$	Storage Temperature	-65 to +150	°C
$\theta_{JA}$	Package Thermal Resistance (Junction-to-Ambient) With Die attach soldered to GND: -Still-Air (TQFP) -200lfpm (TQFP) -500lfpm (TQFP)	23 18 15	°C/W
	With Die attach NOT soldered to GND: -Still-Air (TQFP) -200lfpm (TQFP) -500lfpm (TQFP)	44 36 30	°C/W
$\theta_{JC}$	Package Thermal Resistance (Junction-to-Case)	4.3	°C/W

**NOTE:**

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data book. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

**DC ELECTRICAL CHARACTERISTICS****Power Supply**

Symbol	Parameter	T <sub>A</sub> = 0°C			T <sub>A</sub> = +25°C			T <sub>A</sub> = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V <sub>CCI</sub>	V <sub>CC</sub> Core	3.0	3.3	3.6	3.0	3.3	3.6	3.0	3.3	3.6	V
V <sub>CCO</sub>	V <sub>CC</sub> Output	1.6	1.8	2.0	1.6	1.8	2.0	1.6	1.8	2.0	V
I <sub>CCI</sub>	I <sub>CC</sub> Core	—	115	140	—	115	140	—	115	140	mA

**HSTL**

Symbol	Parameter	T <sub>A</sub> = 0°C			T <sub>A</sub> = +25°C			T <sub>A</sub> = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V <sub>OH</sub>	Output HIGH Voltage <sup>(1)</sup>	1.0	—	1.2	1.0	—	1.2	1.0	—	1.2	V
V <sub>OL</sub>	Output LOW Voltage <sup>(1)</sup>	0.2	—	0.4	0.2	—	0.4	0.2	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>X</sub> +0.1	—	1.6	V <sub>X</sub> +0.1	—	1.6	V <sub>X</sub> +0.1	—	1.6	V
V <sub>IL</sub>	Input LOW Voltage	-0.3	—	V <sub>X</sub> -0.1	-0.3	—	V <sub>X</sub> -0.1	-0.3	—	V <sub>X</sub> -0.1	V
V <sub>X</sub>	Input Crossover Voltage	0.68	—	0.9	0.68	—	0.9	0.68	—	0.9	V
I <sub>IH</sub>	Input HIGH Current	+20	—	-350	+20	—	-350	+20	—	-350	μA
I <sub>IL</sub>	Input LOW Current	—	—	-500	—	—	-500	—	—	-500	μA

**NOTE:**

- Outputs loaded with 50Ω to ground.

**LVPECL**

Symbol	Parameter	T <sub>A</sub> = 0°C			T <sub>A</sub> = +25°C			T <sub>A</sub> = +85°C			Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CCI</sub> - 1.165	V <sub>CCI</sub> - 0.880	V <sub>CCI</sub> - 1.165	V <sub>CCI</sub> - 0.880	V <sub>CCI</sub> - 1.165	V <sub>CCI</sub> - 0.880	V <sub>CCI</sub> - 1.165	V <sub>CCI</sub> - 0.880	V	
V <sub>IL</sub>	Input LOW Voltage	V <sub>CCI</sub> - 1.810	V <sub>CCI</sub> - 1.475	V <sub>CCI</sub> - 1.810	V <sub>CCI</sub> - 1.475	V <sub>CCI</sub> - 1.810	V <sub>CCI</sub> - 1.475	V <sub>CCI</sub> - 1.810	V <sub>CCI</sub> - 1.475	V	
I <sub>IH</sub>	Input HIGH Current	—	+150	—	+150	—	+150	—	+150	μA	
I <sub>IL</sub>	Input LOW Current	0.5	—	0.5	—	0.5	—	0.5	—	μA	

**LVC MOS/LV TTL**

Symbol	Parameter	T <sub>A</sub> = 0°C			T <sub>A</sub> = +25°C			T <sub>A</sub> = +85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V <sub>IH</sub>	Input HIGH Voltage	2.0	—	—	2.0	—	—	2.0	—	—	V
V <sub>IL</sub>	Input LOW Voltage	—	—	0.8	—	—	0.8	—	—	0.8	V
I <sub>IH</sub>	Input HIGH Current	+20	—	-250	+20	—	-250	+20	—	-250	μA
I <sub>IL</sub>	Input LOW Current	—	—	-600	—	—	-600	—	—	-600	μA

AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	$T_A = 0^\circ\text{C}$			$T_A = +25^\circ\text{C}$			$T_A = +85^\circ\text{C}$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
$t_{\text{PHL}}$ $t_{\text{PLH}}$	Propagation Delay <sup>(2)</sup>	—	1.0	—	—	1.0	—	—	1.0	—	ns
$t_{\text{SKEW}}$	Within-Device Skew <sup>(3)</sup>	—	—	50	—	—	50	—	—	50	ps
$t_{\text{SKPP}}$	Part-to-Part Skew <sup>(4)</sup>	—	—	200	—	—	200	—	—	200	ps
$V_{\text{PP}}$	Minimum Input Swing <sup>(5)</sup> LVPECL_CLK	600	—	—	600	—	—	600	—	—	mV
$V_{\text{CMR}}$	Common Mode Range <sup>(6)</sup> LVPECL_CLK	-1.5	—	-0.4	-1.5	—	-0.4	-1.5	—	-0.4	V
$t_S$	OE Set-Up Time <sup>(7)</sup>	1.0	—	—	1.0	—	—	1.0	—	—	ns
$t_H$	OE Hold Time	0.5	—	—	0.5	—	—	0.5	—	—	ns
$t_r$ $t_f$	Output Rise/Fall Time (20% – 80%)	300	—	700	300	—	700	300	—	700	ps

## NOTES:

- Outputs loaded with  $50\Omega$  to ground. Airflow  $\geq 300\text{lfpmin}$ .
- Differential propagation delay is defined as the delay from the crossing point of the differential input signals to the crossing point of the differential output signals.
- The within-device skew is defined as the worst case difference between any two similar delay paths within a single device operating at the same voltage and temperature.
- The part-to-part skew is defined as the absolute worst case difference between any two delay paths on any two devices operating at the same voltage and temperature.
- The  $V_{\text{PP}}(\text{min.})$  is defined as the minimum input differential voltage which will cause no increase in the propagation delay.
- $V_{\text{CMR}}$  is defined as the range within which the  $V_{\text{IH}}$  level may vary, with the device still meeting the propagation delay specification. The numbers in the table are referenced to  $V_{\text{CCI}}$ . The  $V_{\text{IL}}$  level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to  $V_{\text{PP}}(\text{min.})$ . The lower end of the CMR range varies 1:1 with  $V_{\text{CCI}}$ . The  $V_{\text{CMR}}(\text{min})$  will be fixed at  $3.3\text{V} - |V_{\text{CMR}}(\text{min})|$ .
- OE set-up time is defined with respect to the rising edge of the clock. OE HIGH to LOW transition ensures outputs remain disabled during the next clock cycle. OE LOW to HIGH transition enables normal operation of the next input clock.

## PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY89824LHC	H64-1	Extended Commercial

## WAVEFORMS




Figure 1. 100MHz Output Waveform






Figure 2. 300MHz Output Waveform

## 64 LEAD EPAD-TQFP (DIE UP) (H64-1)



Rev. 02



**PCB Thermal Consideration for 64-Pin EPAD-TQFP Package  
(Always solder, or equivalent, the exposed pad to the PCB)**

**Package Notes:**

- Note 1. Package meets Level 2 qualification.
- Note 2. All parts are 100% baked and dry-packaged before shipment.
- Note 3. Exposed pads must be soldered to a ground for proper thermal management.

**MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA**

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel, Inc.