


3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

Precision Edge™ SY89321L

FEATURES

- 3.3V power supply
- 1.9ns typical propagation delay
- 275MHz f_{MAX} (clock bit stream, not pseudo-random)
- **■** Differential LVPECL inputs
- 24mA LVTTL outputs
- **■** Flow-through pinouts
- Internal input resistors: pulldown on IN, pulldown and pullup on /IN
- Q output will default LOW with inputs open
- V_{BB} output
- Available in ultra-small 8-pin MLF™ (2mm x 2mm) package

BLOCK DIAGRAM





Precision Edge™

DESCRIPTION


The SY89321L is a differential LVPECL-to-LVTTL translator requiring only a single +3.3V power. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The SY89321L is functionally equivalent to the SY100EPT21L, but in an ultra-small 8-lead MLF™ package that features a 70% smaller footprint. This ultra-small package and low skew single gate design make the SY89321L ideal for applications that require the translation of a clock or data signal where minimal space, low power and low cost are critical.

 V_{BB} allows a differential, single-ended, or AC-coupled interface to the device. If used, the V_{BB} output should be bypassed to V_{CC} with 0.01 μ F capacitor.

Under open input conditions, the /IN will be biased at a $V_{CC}/2$ voltage level and the IN input will be pulled to ground. This condition will force the Q output low to provide added stability.

The SY89321L is compatible with positive ECL 100k logic levels.

PACKAGE/ORDERING INFORMATION



8-Pin MLF™ Ultra-Small Outline (2mm x 2mm)

Ordering Information

Part Number	Package Type	Operating Range	Package Marking		
SY89321LMITR ⁽¹⁾	MLF-8	Industrial	321		

Note 1. Tape and Reel.

PIN DESCRIPTION

Pin Number	Pin Name	Type	Pin Function
1,6	NC		No connection.
2	IN	100K LVPECL Input	Differential PECL Input: Internal 75k Ω pull-down resistor. If left open, pin defaults LOW. Q output will be LOW. See "Input Interface Applications" section for single-ended inputs.
3	/IN	100K LVPECL Input	Differential PECL Input: Internal 75k Ω pull-up and pull-down resistors. If left floating, pin defaults to $V_{CC}/2$. When not used, this input can be left open. See "Input Interface Applications" section for single-ended inputs.
4	VBB	Reference Voltage Output	Bias Reference Voltage: V_{CC} -1.3V. Used as reference voltage for single-ended inputs or AC-coupling to the IN, /IN inputs. Limit sink / source \leq 0.5mA.
5	GND, Exposed Pad	Ground	GND and Exposed pad must be tied to ground plane.
7	Q	LVTTL Output	Single-ended LVTTL Output: Defaults to LOW if IN inputs left open.
8	VCC	Positive Power Supply	Positive Power Supply: Bypass with 0.1μF//0.01μF low ESR capacitors.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	0.5V to +3.8V
Input Voltage (V _{IN})	–0.5V to V _{CC}
LVTT Output Current (I _{OUT})	
Continuous	50mA
Surge	100mA
Current (V _{BB})	
Source or sink current on V _{BB} , Note 3 .	±1.5mA
Lead Temperature (soldering, 10 sec.)	+220°C
Storage Temperature (T _S)	_65°C to +150°C

Operating Ratings(Note 2)

3.0V to 3.6V
–40°C to +85°C
93°C/W
93°C/W
87°C/W
60°C/W

LVTTL DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3.3V \pm 10\%$

Symbol	Parameter	Condition	N	Min	Тур	Max	Units
I _{os}	Output Short Circuit Current	V _{OUT} = 0V, Note 5	-	-80	_	-275	mA
I _{CC}	Power Supply Current			_	14	20	mA
V_{OH}	Output HIGH Voltage	I _{OH} = -3.0mA	2	2.0	_	_	V
V_{OL}	Output LOW Voltage	I _{OL} = 24mA	-	_	_	0.5	V

LVPECL DC ELECTRICAL CHARACTERISTICS

 V_{CC} = +3.3V ±10%; T_A = -40°C to +85°C unless otherwise noted.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IH}	Input HIGH Voltage		V _{CC} -1.165	_	V _{CC} -0.880	V
V _{IL}	Input LOW Voltage		V _{CC} -1.810		V _{CC} -1.475	V
V_{BB}	Bias Voltage		V _{CC} -1.38	V _{CC} -1.32	V _{CC} -1.26	V
I _{IH}	Input HIGH Current		_	_	150	μΑ
I _{IL}	Input LOW Current IN		0.5	_		μΑ
	Input LOW Current /IN		-300			μΑ

- Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
- Note 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Note 3. Due to the limited drive capability use for input of the same package only.
- Note 4. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential (GND) on the PCB.
- Note 5. Max. limit only applicable for short durations, not for continuous operation!


AC ELECTRICAL CHARACTERISTICS

 V_{CC} = +3.3V ±10%; C_L = 20pF, T_A = -40°C to +85°C unless otherwise noted.

Symbol	Parameter	Condition	М	lin	Тур	Max	Units
f _{MAX}	Maximum Input Frequency	Note 6	2	75	_	_	MHz
t _{pd}	Propagation Delay		1	.5	1.9	2.5	ns
t _{skpp}	Part-to-Part Skew	V _{IN} ≥ 100mV, Note 7	-	_	_	0.5	ns
V_{CMR}	Common Mode Range		1	.2	_	V _{cc}	V
V_{PP}	Minimum Peak-to-Peak Input	Note 8	10	00	_	_	mV
t _r	Output Rise/Fall Time (1.0V to 2.0V)		0).5	_	1.0	ns
t _{JITTER}	Cycle-to-cycle (rms)	Note 9				2	ps _{rms}
	Total jitter (pk-pk)	Note 10				15	ps _{pk-pk}


- Note 6. The f_{MAX} value is specified as the minimum guaranteed maximum frequency (While maintaining TTL swing of 0.8V to 2.0V). Actual operational maximum frequency may be greater.
- Note 7. Part-to-Part Skew considering HIGH-to-HIGH transitions at common V_{CC} level.
- Note 8. V_{PP}(min) is the minimum input swing for which AC parameters are guaranteed.
- Note 9. Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles, T_n T_{n-1}, where T is the time between rising edges of the output signal.
- Note 10. Total jitter definition: with an ideal clock input of frequency ≤ f_{MAX}, no more than one output edge in 10¹² output edge will deviate by more than the specified peak-to-peak jitter value.

INPUT INTERFACE APPLICATIONS




Single-Ended Input (Terminating unused input)


8 LEAD ULTRA-SMALL EPAD-MicroLeadFrame™ (MLF-8)




TOP VIEW



BOTTOM VIEW



ALL DIMENSIONS ARE IN MILLIMETERS. MAX. PACKAGE WARPAGE IS 0.05 mm. MAXIMUM ALLIWABE BURRS IS 0.076 mm IN ALL DIRECTIONS. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.



PCB Thermal Consideration for 8-Pin MLF™ Package

Package Notes:

Note 1. Package meets Level 2 qualification.

All parts are dry-packaged before shipment.

Exposed pads must be soldered to a ground for proper thermal management.

MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.