

FEATURES

- Protocol transparent mux/demux operation up to 2.7GHz
- Programmable to 4, 5, 8, or 10 bit parallel interfaces
- Differential clock and serial inputs/outputs
- Easily controlled by framer logic
- Synchronous frame boundary indication
- HSPC (High Speed PECL Compatible) inputs and outputs
- 3.3V power supply
- Available in 80-pin LQFP-PQ2 package

DESCRIPTION

The SY87724L is a complete serial data multiplexer and demultiplexer, capable of operating at up to 2.7GHz. The device provides for muxing and demuxing to 4, 5, 8, or 10 bit wide buses.

The SY87724L can accept a synchronous code group or octet boundary input, and uses this input for parallel data alignment.


The SY87724L is manufactured in Micrel's high performance ASSET2™ silicon bipolar process.

Micrel provides a complete protocol transparent solution with the AnyRate™ SY87721L CDR/CMU SY87729L, and the SY87724L integrated mux/demux.

APPLICATIONS


- OC-3, OC-12, OC-48, ATM, InfiniBand
- Gigabit Ethernet
- Fibre Channel, 2X Fibre Channel
- SMPTE-259 and 292
- Proprietary optical transport
- ITU G. 975 Solutions


SYSTEM BLOCK DIAGRAM




FUNCTIONAL BLOCK DIAGRAM

Demux



FUNCTIONAL BLOCK DIAGRAM**Mux**

PIN CONFIGURATION



PIN NAMES

COMMON**LPBK – TTL Input**

This pin defines whether a device exhibits local loopback or not, as per the following table. Loopback internally connects mux serial out to demux serial in, thus the user may expect mux side parallel data to appear on the demux parallel output pins.

LPBK	Functioning
0	Loopback
1	Normal

SIZ0, SIZ1, SIZ2 – TTL Input

These three signals determine the width of the parallel output, as well as the width of parallel input. The following table describes the parallel width options.

Width	SIZ0	SIZ1	SIZ2 ⁽¹⁾
4	0	0	0
5	1	0	0
8	0	1	0
10	1	1	0
Undefined	X	X	1

Note:

- Pin 8 (SIZ2) should always be tied to a TTL logic level LOW.

DEMUX**DSIN \pm – Differential HSPC Input**

This is the serial input to the SY87724L demux. It accepts the serial data and converts it to parallel data. It is ignored during loopback.

DCKIN \pm – Differential HSPC Input

This is the bit rate clock that feeds serial data into the demux shift register. This signal also feeds the demux strobe generator and primary divider, except during loopback.

DFMIN \pm – Differential HSPC Input

This is the frame alignment input signal. This signal resets the primary divider, as well as the strobe generator. This effectively sets the alignment for the parallel data being demuxed. Usually, DFMIN \pm asserts one DCKIN \pm before a parallel word boundary, and continues to assert one clock before every boundary. However, DFMIN \pm need only occur once for proper operation. Should DFMIN \pm assert at other than a previously set boundary, the DPOUTCK \pm signal will always occur later than would be expected. That is, there will never be a short DPOUTCK \pm pulse.

DP0 \pm through DP4 \pm – Differential PECL Output

These signals may be used as either differential, or single-ended. When converting to 4 or 5 bits, speed issues may encourage the use of these signals differentially. When converting to wider than 5 bits, these signals are to be used single-ended. Please refer to the applications section for further details.

DP5 through DP9 – PECL Output

These are the rest of the parallel output bits, to be used when converting to wider than 5 bits. Which bits are valid depends on the values of SIZ0, SIZ1, and SIZ2. Please refer to the table in the applications section for further details.

DPOUTCK \pm – Differential HSPC Output

This signal is used to strobe the DP0-9 data. It is used differentially when converting to 4 or 5 bits, and is used single-ended when converting to wider than 5 bits. The clock rate of the line will be determined by the DCKIN signal, and by the setting of the SIZ bits. This output always provides valid differential logic levels.

MUX**MP0-9 – PECL Input**

These bits accept data for muxing wider than 5 bits. MPINCK+, used single-ended, determines when this data may change. Please refer to the table in the description for which pins represent what bits for various widths.

MPF0-4 \pm – Differential PECL Input

These signals are used when muxing 4 or 5 bits of parallel data. MPINCK \pm determines when this data may change. Please refer to the Mux table in the description for which pins represent what bits for various widths.

MTXCLK \pm – Differential HSPC Input

This is the serial rate clock input to the mux. It determines the rate at which serial data will be shifted out of the mux.

MSOUT \pm – Differential PECL Output

This signal is the serialized data output.

MPINCK \pm – Differential PECL Output

This signal indicates when the next set of parallel bits may be presented to the SY87724L for muxing. For muxing wider than 5 bits, MPINCK+ is used single-ended. These signals always provide valid differential clock signals regardless of single-ended or differential data mode.

OTHER

V _{CC}	Supply Voltage
V _{CCO}	Output Supply Voltage
GND	Ground
NC	These pins are reserved and are to be left unconnected.

Note:

1. All differential outputs always provide valid differential logic levels regardless of differential or single-ended use.

DESCRIPTION

General

The SY87724L MDM is designed to perform muxing and demuxing at up to 2.7GHz speeds. The device can simultaneously mux and demux up to 10 bits of full duplex data. In addition, a full parallel-to-parallel loopback function is implemented, such that parallel data out will loop back to parallel data in, with the device internally connecting the serial output to the serial input.

Narrow Demux

In this example, serial data is converted into 4 or 5 bit wide data. Because this can result in very high data rates on the parallel outputs, they are differential. The DFMIN \pm input indicates, synchronously with DCKIN \pm , and one clock ahead, the start of a 4 or 5 bit boundary.




Figure 1. Narrow Demux

Every DFMIN \pm assertion will trigger a new 4 or 5 bit boundary. Should only one DFMIN \pm assertion occur, then DPOUTCK \pm will continue to assert every 4 or 5 DCKIN \pm clocks. Should a subsequent DFMIN \pm assertion reset the 4 or 5 bit boundary, then DPOUTCK \pm will always result in a longer assertion, not a shorter one.

For example, if a subsequent DFMIN \pm resets a 5 bit boundary after the second bit in relation to a previous boundary, then the next DPOUTCK \pm will always occur 7 DCKIN \pm later, never 2 DCKIN \pm later. For four bit output, DP5 \pm are not used.

Wide Demux

The more typical case will be to convert the serial data stream into 8 or 10 bit wide data. Because the worst case parallel transfer rate is on the order of 250 to 340 Mega-transfers per second, single ended parallel output is preferred. Thus, only the single-ended side of the differential outputs is used.

This example is much like the narrow demux, except now DFMIN \pm indicates 8 or 10 bit boundaries.




Figure 2. Wide Demux

As in the narrow case, DPOUTCK \pm will never assert twice in 8 or 10 DCKIN \pm cycles. Should a DFMIN \pm assertion change the MDM's 8 or 10 bit boundary, DPOUTCK \pm assertion will be delayed and there will never be a short assertion.

For 8 bit output, DP4 \pm and DP9 are not used.

The following table summarizes the available bit widths. The right column shows the parallel bits, in sequence from first in serially, to last in.

Width	Sequence
4	DP0 \pm , DP1 \pm , DP2 \pm , DP3 \pm
5	DP0 \pm , DP1 \pm , DP2 \pm , DP3 \pm , DP4 \pm
8	DP0+, DP1+, DP2+, DP3+, DP5, DP6, DP7, DP8
10	DP0+, DP1+, DP2+, DP3+, DP4+, DP5, DP6, DP7, DP8, DP9

Narrow Mux

In this scenario, 4 or 5 bit wide parallel data is converted to a serial bit stream. Because this can result in very high data rates on the parallel inputs, they are differential. In this mode of operation, there is no external synchronization, and the MPINCK \pm signal pair has arbitrary phase with respect to the MTXCLK \pm clock, which clocks the mux output shift register.




Figure 4. Narrow Mux

MPINCK \pm indicates when MDM is ready to accept more data. It is derived from MTXCLK \pm , with an arbitrary phase relationship.

Wide Mux

The more typical case will be to convert 8 or 10 bit wide parallel data words into a serial bit stream. Because the worst case parallel input rate is on the order of 250 to 340 Mega-transfers per second, single ended parallel inputs are used.

This scenario is much like the narrow mux case, except now MPINCK+ clocks slower, for 8 or 10 bit parallel words.




Figure 5. Wide Mux

Note that the input data indication is now single ended, and that completely different input pins are used, as compared to the 4 or 5 bit case.

The following table summarizes the available bit widths. The right column shows the parallel input bits, such as they will appear in the serial output stream.

Width	Sequence
4	MPF0±, MPF1±, MPF2±, MPF3±
5	MPF0±, MPF1±, MPF2±, MPF3±, MPF4±
8	MP5, MP6, MP7, MP8, MP0, MP1, MP2, MP3
10	MP5, MP6, MP7, MP8, MP9, MP0, MP1, MP2, MP3, MP4


Loopback

To ease system design, the SY87724L MDM has the capability to loop parallel data in, through the mux, into the demux, and back to parallel data out. This permits system check-out through to the individual MDM device. Note that, for a full check-out, some form of loopback further down the serial stream is required.

Loopback is incorporated into MDM by modifying the serial clock, data, and sync inputs to the demux stage.

During loopback, the source of serial information for the demux is changed. The MSOUT±, MTXCLK± and MSYNOUT± are internally muxed to the DSIN±, DCKIN±, and DFMIN± nodes of the demux section. The MSYNOUT± signal has the same characteristics as the DFMIN logic expects.

This exercises the internal data path, both mux and demux, for MDM, and also the control logic. The parallel data presented to the parallel inputs will appear, some small but unspecified time later, at the parallel outputs.



* Number of wires depends on the SIZX bits.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Rating	Unit
V_{CC}	Power Supply Voltage	-0.5 to +3.8	V
V_I	Input Voltage	-0.5 to $V_{CC}^{(2)}$	V
I_{OUT}	ECL Output Current —Continuous —Surge	50 100	mA
T_{store}	Storage Temperature Range	-65 to +150	°C
T_A	Operating Temperature Range	-40 to +85	°C

NOTES:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
- The maximum value is specified at V_{CC} up to $V_{CC} = +6V$.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

$$V_{CC} = V_{CCA} = 3.15V \text{ to } 3.45V$$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{CC}	Power Supply Voltage	3.15	3.3	3.45	V	
I_{CC}	Power Supply Current	—	650	750	mA	

NOTE:

- Operating temperature range from -40°C to +85°C.

HSPC DC ELECTRICAL CHARACTERISTICS⁽¹⁾

$$V_{CC} = V_{CCA} = 3.15V \text{ to } 3.45V$$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{IN}	Input HIGH Voltage	$V_{CC} - 1.810$	—	V_{CC}	V	
V_{ID}	Input Voltage Differential Swing ⁽²⁾	0.2	—	—	V	
I_{IL}	Input LOW Current	-0.5	—	—	μA	$V_{IN} = V_{IL}(\text{Min})$
V_{OH}	Output HIGH Voltage	$V_{CC} - 1.0$	—	$V_{CC} - 0.75$	V	50Ω to $V_{CC} - 2V$
V_{OL}	Output LOW Voltage	$V_{CC} - 1.55$	—	$V_{CC} - 1.25$	V	50Ω to $V_{CC} - 2V$
V_{OSW}	Output Voltage Differential Swing	0.3	—	—	V	

NOTE:

- Operating temperature range from -40°C to +85°C.
- This implies that the common mode range, V_{CMR} , goes from $V_{IN}(\text{min}) + V_{ID}/2$ through $V_{IN}(\text{max}) - V_{ID}/2$.

PECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾ $V_{CC} = V_{CCA} = 3.15V$ to $3.45V$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{IH}	Input HIGH Voltage	$V_{CC} - 1.165$	—	$V_{CC} - 0.880$	V	
V_{IL}	Input LOW Voltage	$V_{CC} - 1.810$	—	$V_{CC} - 1.475$	V	
I_{IL}	Input LOW Current	-0.5	—	—	μA	$V_{IN} = V_{IL}(\text{Min})$
V_{OH}	Output HIGH Voltage	$V_{CC} - 1.075$	—	$V_{CC} - 0.830$	V	50Ω to $V_{CC} - 2V$
V_{OL}	Output LOW Voltage	$V_{CC} - 1.860$	—	$V_{CC} - 1.570$	V	50Ω to $V_{CC} - 2V$
V_{OSW}	Output Voltage Differential Swing	0.6	—	—	V	

NOTE:

1. Operating temperature range from $-40^{\circ}C$ to $+85^{\circ}C$.**TTL DC ELECTRICAL CHARACTERISTICS⁽¹⁾** $V_{CC} = V_{CCA} = 3.15V$ to $3.45V$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{IH}	Input HIGH Voltage	2.0	—	—	V	
V_{IL}	Input LOW Voltage	—	—	0.8	V	
I_{IH}	Input HIGH Current	—	—	+20 +100	μA μA	$V_{IN} = 2.7V, V_{CC} = \text{Max.}$ $V_{IN} = V_{CC}, V_{CC} = \text{Max.}$
I_{IL}	Input LOW Current	—	—	300	μA	$V_{IN} = 0.5V, V_{CC} = \text{Max.}$

NOTE:

1. Operating temperature range from $-40^{\circ}C$ to $+85^{\circ}C$.

AC ELECTRICAL CHARACTERISTICS $V_{CC} = V_{CCA} = 3.15V$ to $3.45V$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
f_{MAX}	Maximum Operating Frequency	2.7	—	—	GHz	
t_{DCKPWH} , t_{DCKPWL}	Demux Clock Pulse Duty Cycle	45	—	55	%	
t_{DSDS}	Demux Serial Data Setup	200	—	—	ps	
t_{DSDH}	Demux Serial Data Hold	0	—	—	ps	
t_{DSFS}	Demux Serial Frame Setup	150	—	—	ps	
t_{DSFH}	Demux Serial Frame Hold	50	—	—	ps	
t_{DPDP}	Demux Parallel Differential Propagation	+200	—	+800	ps	
t_{DPSP}	Demux Parallel Single-Ended Propagation	+200	—	+1200	ps	
t_{MCKPWH} , t_{MCKPWL}	Mux Clock Pulse Duty Cycle	45	—	55	%	
t_{MPDS}	Mux Parallel Differential Setup ⁽²⁾	$T_{cyc}+650$	—	—	ps	
t_{MPDH}	Mux Parallel Differential Hold ⁽²⁾	$-(T_{cyc}+250)$	—	—	ps	
t_{MPSS}	Mux Parallel Single-Ended Setup ⁽²⁾	$T_{cyc}+850$	—	—	ps	
t_{MPSH}	Mux Parallel Single-Ended Hold ⁽²⁾	$-(T_{cyc}+50)$	—	—	ps	
t_r , t_f	Output Rise/Fall Times MCKOUT, MSOUT, MSYNOUT All Others	— —	100 —	120 500	ps	50Ω to $V_{CC} - 2V$ (20% to 80%)


NOTES:

- Operating temperature range from $-40^{\circ}C$ to $+85^{\circ}C$.
- T_{cyc} = the period of the clock being fed into MTXCLK.


PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY87724LH1	H80-1	Industrial

TIMING WAVEFORMS




TIMING APPLICATION EXAMPLE




NOTES:

1. MTXCLK = 1Gbps
2. Time " x " is approximately equal to time " y ."
3. Setup and hold for MPF0-4± is conditioned on the MTXCLK± rising edge just prior to the MTXCLK± rising edge that causes an MPINCK± rising edge.

80 LEAD LQFP-PQ2 (DIE UP) (H80-1)



Rev. 00



PCB Thermal Consideration for 80-Pin EPAD-TQFP Package

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2001 Micrel Incorporated