3.3V 10Gbps DIFFERENTIAL CML LINE DRIVER/RECEIVER WITH INTERNAL TERMINATION

SY58016L FINAL

FEATURES

- Accepts up to 10.7Gbps data
- < 45ps edge rate
- Gain ≥ 4V/V
- **CML/PECL differential inputs**
- **CML outputs**
- Internal 50 Ω input termination
- Internal 50 Ω output load resistors
- Available in die or 16-pin (3mm × 3mm) MLF package

DESCRIPTION

The SY58016L is a high-speed, current mode logic (CML) differential receiver. It is ideal for interfacing with high frequency sources. It can be used as Line Receiver, Line Driver and Limiting Amplifier. The device can be operated from DC to 10Gbps. The input incorporates internal temination resistors, and directly interfaces to a CML logic signal. The output is CML compatible, and includes 50Ω load resistors.

APPLICATIONS


- **■** Backplane buffering
- OC-3/OC-192 SONET clock or data distribution/driver
- All GigE clock or data distribution/driver
- **■** Fibre Channel distribution/driver

FUNCTIONAL BLOCK DIAGRAM


V_{CC} V_{EE} V_{EE} V_{CC} 16 15 14 13 Q V_{TR}* V_{TR}* V_{TR}* V_{TR}* V_{CC} 5 6 7 8 V_{CC} V_{EE} V_{EE} V_{CC}

*V_{TR} is not connected to the DIE.

TYPICAL PERFORMANCE



PACKAGE/ORDERING INFORMATION



Ordering Information

Part Number	Package Type	Operating Range	Package Marking
SY58016LXC	DIE	25°C	_
SY58016LMI	MLF-16	Industrial	016L
SY58016LMITR*	MLF-16	Industrial	016L

^{*}Tape and Reel

PIN DESCRIPTION

Pin Number	Pin Name	Pin Function
1, 4	D, /D	CML, PECL Differential Inputs with internal 50Ω pull-up resistors.
2, 3, 10, 11	VTR	Transmission Line Return: Normally connected to the most positive supply.
6, 7, 14, 15 Exposed pad	VEE	Most Negative Supply. Exposed pad to be at the same electrical potential as VEE pins.
12, 9	Q, /Q	CML Differential Outputs with internal 50Ω pull-up resistors.
5, 8, 13, 16	VCC	Positive Power Supply: +3.3V nominal.

Absolute Maximum Ratings(Note 1)

Operating Ratings(Note 2)

V
٧
С
С
W
W
W

- Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
- Note 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- **Note 3.** The device is guaranteed to meet the DC specifications, shown in the table above, after thermal equilibrium has been established. The device is tested in a socket such that transverse airflow of ≥500lfpm is maintained.
- Note 4. Junction-to-board resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB.

DC ELECTRICAL CHARACTERISTICS

 $V_{EE} = GND, V_{CC} = +3.3V \pm 10\%$

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{EE}	Power Supply Current		_	50	75	mA
R _{IN}	Input Resistance		40	50	60	Ω
R _{OUT}	Output Source Impedance		40	50	60	Ω
$\overline{V_{IH}}$	Input HIGH Voltage		V _{CC} -0.9	_	V _{CC}	V
V_{IL}	Input LOW Voltage		V _{CC} -1.0	_	V _{CC} -0.1	V
V_{OH}	Output HIGH Voltage	Note 1	V _{CC} -0.040	V _{CC} -0.010	V _{CC}	V
V_{OL}	Outuput LOW Voltage	Note 1	_	V _{CC} -0.400	V _{CC} -0.325	V
V _{OUT(swing)}	Output Voltage Swing	Note 1	325	400	_	mVp-p

Note 1. 50Ω output load and input swing is more than 100mVp-p. See Figure 1 for Output Swing definition.



Figure 1. Input/Output Swing

AC ELECTRICAL CHARACTERISTICS

 V_{EE} = GND, V_{CC} = +3.3V ±10%

Symbol	Parameter	Condition	Min	Тур	Max	Units
f _{MAX}	Maximum Data Rate		10.7	_	_	Gbps
t _{PLH} t _{PHL}	Propagation Delay		_	100	150	ps
t _{JITTER}	Random Jitter	Note 1			1.5	ps(rms)
	Deterministic Jitter	Note 2	T —	_	15	ps(pk-pk)
V _{IN}	Minimum Input Swing	Note 3	100	_	_	mVp-p
t _r , t _f	Output Rise/Fall Times (20% to 80%)	Note 4		30	45	ps

- Note 1. Measured with a K28.7 comma detect character pattern, measured at 10Gbps. See "Figure 2. Eye Diagram."
- **Note 2.** Measured with a K28.5 pattern 2²³–1 PRBS pattern at 10Gbps.
- **Note 3.** Minimum input swing for which AC parameters are guaranteed. See Figure 1. Reduced input swing will impact maximum data rate and the resulting eye pattern.
- Note 4. 50Ω load and input swing is more than 100mVp-p.

EYE DIAGRAM





Figure 2. Eye Diagram

16 LEAD *Micro*LeadFrame™ (MLF-16)



Package Notes:

→ 0.5BSC

- Package meets Level 2 Moisture Sensitivity Classification and is shipped in Dry-pack form.
- Expose pad must be soldered to a ground for proper thermal management.

Rev. 02

4. THIS DIMENSION APPLIES TO PLATED TERMINAL AND IS MEASURED

BETWEEN 0.20mm AND 0.25mm FROM TIP.

5. APPLIES ONLY FOR TERMINALS

MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel, Inc.

© 2002 Micrel, Incorporated.