DLATCH

SuperLite™ SY55853U FINAL

FEATURES

- 2.5GHz min f_{max}
- 2.3V to 5.7V power supply
- Single bit latch
- Stores or flows through 1 bit of data
- Optimized to work with SuperLite[™] family
- Fully differential
- Source terminated CML outputs for fast edge rates
- Accepts CML, PECL, LVPECL input logic levels
- Available in a tiny 10-pin MSOP

SuperLite™


DESCRIPTION

The SY55853U is a latch. Its differential output will flow through the input while it's enable is high. The output will remain static while the enable is low. In addition, an asynchronous, level sensitive reset is provided.

SY55853U inputs can be terminated with a single resistor between the true and the complement pins of a given input.

The SY55853U is a member of Micrel's SuperLite[™] family of high-speed CML logic. This family features very small packaging and 2.3V to 5.7V operation.


PIN CONFIGURATION



APPLICATIONS

- **■** High-speed logic
- OC-48 communication systems

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

Pin	Function
D, /D	CML/PECL/LVPECL Data Input
LE, /LE	CML/PECL/LVPECL Latch Enable Input
R, /R	CML/PECL/LVPECL Reset Input
Q, /Q	Data Output
GND	Ground
V _{cc}	V _{CC}

SuperLite is a trademark of Micrel, Inc.

Rev.: B Amendment: /0 Issue Date: March 2003

PIN DESCRIPTIONS

D, /D - CML/PECL/LVPECL Input (Differential)

This is the single bit of data that gets latched.

LE, /LE - CML/PECL/LVPECL Input (Differential)

A high on this input causes the D, /D input to flow through to the Q, /Q output. A low on the input causes the Q, /Q output to remain static, except for a possible reset.

R, /R - CML/PECL/LVPECL Input (Differential)

This is an asynchronous active high level reset, that forces the latch into a known state, namely zero. It has priority over the LE, /LE input.

Q, /Q - CML Output (Differential)

This is the output of the latch.

FUNCTIONAL DESCRIPTION

Establishing Static Logic Inputs

The true pin of an input pair is internally biased to ground through a $75k\Omega$ resistor. The complement pin of an input pair is internally biased halfway between V_{CC} and ground by a voltage divider consisting of two $75k\Omega$ resistors. To keep an input at static logic zero at $V_{CC}>3.0V,$ leave both inputs unconnected. For $V_{CC}\leq3.0V,$ connect the

complement input to V_{CC} and leave the true input unconnected. To make an input static logic one, connect the true input to V_{CC} , leave the complement input unconnected. These are the only ;safe ways to cause inputs to be at a static value. In particular, no input pin should be directly connected to ground. All NC (no connect) pins should be unconnected.





Figure 1. Hard Wiring A Logic "1" (1)

Note 1. X is either D, LE, R input. /X is either /D, /LE, /R input.






Figure 2. Hard Wiring A Logic "0" (1)

TRUTH TABLE

D	LE	R	Q	/Q
Х	0	0	Latched ⁽¹⁾	Latched ⁽¹⁾
0	1	0	0	1
1	1	0	1	0
Х	Х	1	0	1

Note 1. Retains data before LE falling transition.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Value	Unit
V _{CC}	Power Supply Voltage	-0.5 to +6.0	V
V _{IN}	Input Voltage	–0.5 to V _{CC} +0.5	V
V _{OUT}	CML Output Voltage	$V_{\rm CC}$ –1.0 to $V_{\rm CC}$ +0.5	V
T _A	Operating Temperature Range	-40 to +85	°C
T _{store}	Storage Temperature Range	-65 to +150	°C

Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

CML TERMINATION

All inputs accept the output from any other member of this family. All outputs are source terminated 100 Ω CML differential drivers as shown in Figures 3 and 4. SY55853U expects the inputs to be terminated, and that good high

speed design practices be adhered to. SY55853U inputs are designed to accept a termination resistor between the true and complement inputs of a differential pair. 0402 form factor chip resistors will fit with some trace fanout.




Figure 3a. Differentially Terminated (50 Ω Load CML Output)




Figure 3b. Individually Terminated (50 Ω Load CML Output)




Figure 4. 100Ω Load CML Output

DC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 2.3V$ to 5.7V; GND = 0V

		T _A = -40°C		T _A = 0°C		T _A = +25°C		T _A = +85°C		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{CC}	Power Supply Voltage	2.3	5.7	2.3	5.7	2.3	5.7	2.3	5.7	V
I _{CC}	Power Supply Current	_	37	_	37	_	37	_	37	mA

Note 1. Specification for packaged product only.

CML DC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 2.3V$ to 5.7V; GND = 0V; $T_A = -40^{\circ}$ C to +85°C⁽²⁾

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
V _{ID}	Differential Input Voltage	100	_	_	mV	
V _{IH}	Input HIGH Voltage ⁽³⁾	1.6	_	V _{CC}	V	
V _{IL}	Input LOW Voltage(3)	1.5	_	V _{CC} - 0.1	V	
V_{OH}	Output HIGH Voltage	V _{CC} - 0.020	V _{CC} – 0.010	V _{CC}	٧	No Load
V_{OL}	Output LOW Voltage	V _{CC} – 0.97	V _{CC} – 0.825	V _{CC} - 0.660	٧	No Load
V _{OS}	Output Voltage Swing ⁽⁴⁾	0.660	0.800 0.400 0.200	0.950	V	No Load 100Ω Environment ⁽⁵⁾ 50Ω Environment ⁽⁶⁾
R _{DRIVE}	Output Source Impedance	80	100	120	Ω	

- Note 1. Specification for packaged product only.
- Note 2. Equilibrium temperature.
- Note 3. Inputs Must be biased to logic LOW or HIGH when V_{CC} is less than 3.0V.
- **Note 4.** Actual voltage levels and differential swing will depend on customer termination scheme. Typically, a 400mV swing is available in the 100Ω environment and a 200mV swing in the 50Ω environment. Refer to the "CML Termination" diagram for more details.
- Note 5. See Figure 4.
- Note 6. See Figure 3a and 3b.


AC ELECTRICAL CHARACTERISTICS(1, 2)

 $V_{CC} = 2.3V \text{ to } 5.7V; \text{ GND} = 0V; T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition
f _{MAX}	Max. Operating Frequency	2.5	_	_	GHz	
t _{PLH} t _{PHL}	Propagation Delay D to Q LE to Q R to Q	_ _ _	_ _ _	400 400 500	ps	
t _S	Set-Up Time D to LE D to R	70 —	_	_	ps	
t _H	Hold Time LE to D	40	_	_	ps	
t _{RR}	Reset Recovery	400	_	_	ps	
t _{PW}	Minimum Pulse Width LE High R High	160 250			ps	
t _r t _f	CML Output Rise/Fall Times (20% to 80%) —40°C to 0°C 0°C to 85°C			175 160	ps	

- Note 1. Specification for packaged product only.
- Note 2. Tested using environment of Figure 3b, 50Ω load CML output.


TIMING DIAGRAMS



PRODUCT ORDERING CODE

	Ordering	Package	Operating
	Code	Type	Range
I	SY55853UKC	K10-1	Commercial

10 LEAD MSOP (K10-1)



MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.

Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.