
(÷1, ÷2/3) OR (÷2, ÷4/6) CLOCK GENERATION CHIP

ClockWorks™ SY100S838 SY100S838L FINAL

FEATURES

- 3.3V and 5V power supply options
- 50ps output-to-output skew
- Synchronous enable/disable
- Master Reset for synchronization
- Internal 75K Ω input pull-down resistors
- Available in 20-pin SOIC package

PIN CONFIGURATION



TRUTH TABLE

CLK	EN	MR	Function
Z	L	L	Divide
ZZ	Н	L	Hold Q0-3
Х	Х	Н	Reset Q0-3

NOTES:

Z = LOW-to-HIGH transition ZZ = HIGH-to-LOW transition

FSEL	DIVSEL	Q ₀ , Q ₁ OUTPUTS	Q2, Q3 OUTPUTS
L	L	Divide by 2	Divide by 4
L	Ι	Divide by 2	Divide by 6
Н	L	Divide by 1	Divide by 2
Н	Н	Divide by 1	Divide by 3

DESCRIPTION

The SY100S838/L is a low skew (\div 1, \div 2/3) or (\div 2, \div 4/6) clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be AC-coupled into the device. If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a $0.01\mu F$ capacitor. The VBB output is designed to act as the switching reference for the input of the SY100S838/L under single-ended input conditions. As a result, this pin can only source/sink up to 0.5mA of current.

The Function Select (FSEL) input is used to determine what clock generation chip function is. When FSEL input is LOW, SY100S838/L functions as a divide by 2 and by 4/6 clock generation chip. However, if FSEL input is HIGH, it functions as a divide by 1 and by 2/3 clock chip.


The common enable (EN) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon start-up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as for multiple SY100S838/Ls in a system.

PIN NAMES

Pin	Function			
CLK	Differential Clock Inputs			
FSEL	Function Select Input			
ĒN	Synchronous Enable			
MR	Master Reset			
VBB	Reference Output			
Q0, Q1	Differential ÷1 or ÷2 Outputs			
Q2, Q3	Differential ÷2/3 or ÷4/6 Outputs			
DIVSEL	Frequency Select Input			

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS(1)

VEE = VEE (Min.) to VEE (Max.); VCC = GND

		TA = -40°C		TA = 0°C		TA = +25°C		°C	TA = +85°C					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
IEE	Power Supply Current	35	50	65	35	50	65	35	50	65	35	54	75	mA
Vвв	Output Reference Voltage	-1.38	_	-1.26	-1.38	_	-1.26	-1.38	_	-1.26	-1.38	_	-1.26	V
Iн	Input High Current	_	_	150	_	_	150	_	_	150	_	_	150	μА

NOTE:

Parametric values specified at:
 5 volt Power Supply Range
 100S838 Series: -4.2V to -5.5V.
 3 volt Power Supply Range
 100S838L Series: -3.0V to -3.8V.

AC ELECTRICAL CHARACTERISTICS(1)


VEE = VEE (Min.) to VEE (Max.); VCC = GND

		TA = -40°C		TA = 0°C		TA = +25°C		°C	TA = +85°C					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
fMAX	Maximum Toggle Frequency	1000	_	_	1000	_	_	1000	_	_	1000	_	_	MHz
tPLH tPHL	Propagation Delay to Output CLK → Output (Diff.) CLK → Output (S.E.) MR → Q	950 900 600	_ _ _	1150 1200 900	950 900 600		1150 1200 900	970 920 600		1170 1220 900	1050 1000 600		1250 1300 900	ps
tskew	Within-Device Skew ⁽²⁾ Q0 — Q3	_	_	50	_	_	50	_	_	50	_	_	50	ps
	Part-to-Part Q0 — Q3 (Diff.)	_	_	200		_	200	_		200	_		200	
ts	Set-up Time $\overline{EN} \to \overline{CLK}$ DIVSEL \to CLK	300 300	150 —	_	300 300	150 —		300 300	150 —	_	300 300	150 —		ps
tH	Hold Time $\overline{CLK} \to \overline{EN}$ $CLK \to DIVSEL$	400 400	150 200	_ _	400 400	150 200		400 400	150 200	_	400 400	150 200		ps
VPP	Minimum Input Swing(3) CLK	250	_	_	250	_	_	250	_	_	250	_	_	mV
VCMR	Common Mode Range ⁽⁴⁾ CLK	(4)	_	-0.55	(4)	_	-0.55	(4)	_	-0.55	(4)	_	-0.55	V
trr	Reset Recovery Time	_	_	100	_	_	100	_	_	100	_	_	100	ps
tpw	Minimum Pulse Width CLK MR	800 700	_	_ _	800 700	_	_	800 700	_	_	800 700			ps
tr tf	Output Rise/Fall Times Q (20% —80%)	280	_	550	280	_	550	280	-	550	280	_	550	ps

NOTES:

- Parametric values specified at:
 5 volt Power Supply Range
 100S838 Series: -4.2V to -5.5V.
 3 volt Power Supply Range
 100S838L Series: -3.0V to -3.8V.
- 2. Skew is measured between outputs under identical transitions.
- 3. Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV.
- 4. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between VPP (min) and 1.0V. The lower end of the CMR range is dependent on VEE and is equal to VEE +1.65V.

TIMING DIAGRAM




PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range	VEE Range (V)
SY100S838ZC	Z20-1	Commercial	-4.2 to -5.5
SY100S838ZCTR	Z20-1	Commercial	-4.2 to -5.5
SY100S838LZC	Z20-1	Commercial	-3.0 to -3.8
SY100S838LZCTR	Z20-1	Commercial	-3.0 to -3.8

Ordering Code	Package Type	Operating Range	VEE Range (V)
SY100S838ZI	Z20-1	Industrial	-4.2 to -5.5
SY100S838ZITR	Z20-1	Industrial	-4.2 to -5.5
SY100S838LZI	Z20-1	Industrial	-3.0 to -3.8
SY100S838LZITR	Z20-1	Industrial	-3.0 to -3.8

20 LEAD SOIC .300" WIDE (Z20-1)



MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated