


FEATURES

- Max. propagation delay of 1000ps
- IEE min. of -68mA
- Industry standard 100K ECL levels
- Extended supply voltage option:
VEE = -4.2V to -5.5V
- Voltage and temperature compensation for improved noise immunity
- Internal 75KΩ input pull-down resistors
- 40% faster than Fairchild
- 40% lower power than Fairchild
- Function and pinout compatible with Fairchild F100K
- Available in 24-pin CERPACK and 28-pin PLCC packages


BLOCK DIAGRAM



DESCRIPTION

The SY100S371 is an ultra-fast triple 4-input multiplexer with true and complementary outputs designed for use in high-performance ECL systems. The multiplexer is controlled by common select inputs S0 and S1. A logic HIGH on the Enable ($\bar{E}$) control input takes the outputs to a logic LOW. The inputs on the device have 75KΩ pull-down resistors.

PIN CONFIGURATIONS



PIN NAMES

Pin	Function
I0X – I3X	Data Inputs (x = a, b or c)
S0, S1	Select Inputs
$\bar{E}$	Enable Input (Active LOW)
Za – Zc	Data Outputs
$\bar{Z}_a$ – $\bar{Z}_c$	Complementary Data Outputs
VEES	VEE Substrate
VCCA	Vcco for ECL Outputs

TRUTH TABLE⁽¹⁾

Inputs			Outputs
$\bar{E}$	S0	S1	Zn
L	L	L	I0X
L	H	L	I1X
L	L	H	I2X
L	H	H	I3X
H	X	X	L

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

DC ELECTRICAL CHARACTERISTICS

VEE = –4.2V to –5.5V unless otherwise specified; VCC = VCCA = GND

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
I _{IH}	Input HIGH Current I0X – I3X S0, S1, $\bar{E}$	—	—	250 300	μA	V _{IN} = V _{IH} (Max.)
I _{EE}	Power Supply Current	–68	–48	–34	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERPACK

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$


Symbol	Parameter	$T_A = 0^{\circ}C$		$T_A = +25^{\circ}C$		$T_A = +85^{\circ}C$		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay I _{ox} – I _{3x} to Output	300	1100	300	1100	300	1100	ps	
t _{PLH} t _{PHL}	Propagation Delay S ₀ , S ₁ to Output	400	1500	400	1500	400	1500	ps	
t _{PLH} t _{PHL}	Propagation Delay $\bar{S}_0$, S ₁ to Output	400	1400	400	1400	400	1400	ps	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	

PLCC

$V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	$T_A = 0^{\circ}C$		$T_A = +25^{\circ}C$		$T_A = +85^{\circ}C$		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
t _{PLH} t _{PHL}	Propagation Delay I _{ox} – I _{3x} to Output	300	1000	300	1000	300	1000	ps	
t _{PLH} t _{PHL}	Propagation Delay S ₀ , S ₁ to Output	400	1400	400	1400	400	1400	ps	
t _{PLH} t _{PHL}	Propagation Delay $\bar{S}_0$, S ₁ to Output	400	1300	400	1300	400	1300	ps	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps	

TIMING DIAGRAM




Propagation Delay and Transition Times

NOTE:
 $V_{EE} = -4.2V$ to $-5.5V$ unless otherwise specified; $V_{CC} = V_{CCA} = GND$

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S371FC	F24-1	Commercial
SY100S371JC	J28-1	Commercial
SY100S371JCTR	J28-1	Commercial

24 LEAD CERPACK (F24-1)




NOTES:

1. DIMENSIONS ARE IN INCHES[MM].
2. THIS DIMENSION INCLUDES GLASS PROTRUSION AND CAP TO BASE ALIGNMENT TOLERANCES.
3. DIMENSIONS SHOWN ARE MAX/MIN, WHERE NOTED.

Rev. 03

28 LEAD PLCC (J28-1)



Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated