
3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

ECL Pro™ SY100EP15V FINAL

FEATURES

- High-speed 1:4 PECL/ECL fanout buffer
- 2:1 multiplexer input
- Guaranteed AC parameters over temp/voltage:
 - > 2.5GHz f_{MAX} (toggle)
 - < 225ps rise/fall times
 - < 25ps within device skew
 - < 425ps propagation delay (CLK-to-Q)
- Low jitter design:
 - < 1ps (rms) cycle-to-cycle jitter
 - < 1ps (pk-pk) total jitter
- Flexible power supply: 3.3V/5V
- Wide operating temperature range: -40°C to +85°C
- V_{BB} reference for AC-coupled or single-ended applications
- Output enable/disable function
- 100K PECL/ECL compatible logic
- Input accepts PECL/LVPECL/ECL/HSTL logic levels
- Available in a 16-Pin TSSOP package

PIN CONFIGURATION/BLOCK DIAGRAM





ECL Pro™

DESCRIPTION

The SY100EP15V is a high-speed, low-skew, PECL/ECL 1:4 precision fanout buffer with a 2:1 mux front end in a small 16-pin TSSOP package. The 2:1 mux input accepts a single-ended PECL/ECL source (CLK1) and a differential PECL/ECL/HSTL source (CLK0). All I/O pins are 100K EP PECL/ECL logic compatible.

AC performance is guaranteed over the industrial -40°C to +85°C temperature range and 3.3V to 5V supply voltage. This device will operate in PECL/LVPECL or ECL/LVECL mode. For clock applications, the high-speed design combined with an extremely fast rise/fall time of less than 225ps produces a toggle frequency as high as 2.5GHz (~400mV_{PP} swing).

A V_{BB} output reference pin is available for AC–coupled and single-ended input applications. In addition, a synchronous output enable function is provided.

The SY100EP15V is part of Micrel's high-speed, precision edge timing and distribution family. For applications that require a different I/O combination, consult Micrel's website at *www.micrel.com*, and choose from a comprehensive product line of high-speed, low-skew fanout buffers, translators, and clock dividers.

PIN DESCRIPTION

Pin	Pin Number	Function
1, 2, 3, 4 5, 6, 7, 8	Q0 – Q3 /Q0 – /Q3	Outputs 0 through 3: 100KEP (LV)PECL/(LV)ECL compatible differential outputs. Terminate with 50Ω to V_{CC} –2V. Unused output pairs may be left floating, or pulled-down with a $2k\Omega$ resistor to the most negative supply. Unused single-ended outputs must have a balanced load. For AC-coupled applications, the output stage emitter follower must have a DC current path to ground. See "Termination" section.
9	VEE	Negative Power Supply: For PECL/LVPECL applications, connect to GND.
10	SEL	100KEP (LV)PECL/(LV)ECL Compatible 2:1 Mux Input Select Control. See "Truth Table." The select (SEL) pin includes an internal 75kΩ pull-down resistor. Default condition when left floating is LOW, and CLK0 input is selected.
11, 12	CLK0, /CLK0	Differential (LV)PECL/(LV)ECL/HSTL Compatible Input: The inputs include an internal 75k Ω pull-down resistor on CLK0 and internal 75k Ω pull-up and pull-down on /CLK0. Default condition for CLK0 is LOW when left floating and V _{CC} /2 for /CLK0 when left floating.
13	VBB	Reference Output Voltage: This reference is typically used to bias the unused inverting input for single-ended input applications, or as the termination point for AC-coupled differential input applications. V_{BB} reference value is approximately V_{CC} –1.3V, and tracks Vcc 1:1. Maximum sink/source capability for V_{BB} is 0.50mA. For single ended inputs, connect to the unused input through a 50Ω resistor. Decouple the V_{BB} pin with a $0.01\mu F$ capacitor to V_{CC} .
14	CLK1	Single-Ended (LV)PECL/(LV)ECL Compatible Input: This pin includes an internal 75k Ω pull-down resistor. Default condition is LOW when left floating.
15	/EN	100KEP (LV)PECL/(LV)ECL Compatible Input: This synchronous pin controls the output state. See "Truth Table." To ensure proper synchronous operation, adhere to the Set-up and Hold times, as described in the AC electrical table. When /EN pin goes HIGH, Q outputs go LOW, and /Q outputs go HIGH on the next falling clock transition. This synchronous operation avoids any chance of generating a runt pulse.
16	VCC	Positive Power Supply: Bypass with 0.1μF//0.01μF low ESR capacitors.

TRUTH TABLE(1)

CLK0	CLK1	SEL	/EN	Q
L	Х	L	L	L
Н	Х	L	L	Н
Х	L	Н	L	L
Х	Н	Н	L	Н
7	Х	L	Н	Ĺ
X	7	Н	Н	L

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating		Value	Unit
V _{CC} -V _{EE}	Power Supply Voltage		6.0	V
V _{IN}	Input Voltage ($V_{CC} = 0V$, V_{IN} not m Input Voltage ($V_{EE} = 0V$, V_{IN} not m		-6.0 to 0 +6.0 to 0	V
I _{OUT}	Output Current	–Continuous –Surge	50 100	mA
I _{BB}	V _{BB} Sink/Source Current ⁽²⁾		±0.5	mA
T _A	Operating Temperature Range		-40 to +85	°C
T _{STORE}	Storage Temperature Range		-65 to +150	°C
θ_{JA}	Package Thermal Resistance (Junction-to-Ambient)	-Still-Air (single-layer PCB) -Still-Air (multi-layer PCB) -500lfpm (multi-layer PCB)	115 75 65	°C/W
θ_{JC}	Package Thermal Resistance (Junction-to-Case)		21	°C/W

Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

Note 2. Due to the limited drive capability, use for inputs of same package only.

DC ELECTRICAL CHARACTERISTICS(1)

		1	Γ _A = −40	°C	1	T _A = +25	°C	7	Γ _A = +85	°C		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{CC}	Power Supply Voltage (PECL) (LVPECL) (ECL) (LVECL)	4.5 2.97 -5.5 -3.63	5.0 3.3 -5.0 -3.3	5.5 3.63 -4.5 -2.97	4.5 2.97 -5.5 -3.63	5.0 3.3 -5.0 -3.3	5.5 3.63 -4.5 -2.97	4.5 2.97 -5.5 -3.63	5.0 3.3 -5.0 -3.3	5.5 3.63 -4.5 -2.97	V	
I _{CC}	Power Supply Current	_	_	70	_	52	72	_	_	75	mA	
I _{IH}	Input HIGH Current	_		150	_	_	150	_	_	150	μΑ	$V_{IN} = V_{IH}$
I _{IL}	Input LOW Current CLK0, CLK1 /CLK0	0.5 -150			0.5 -150	_	_	0.5 -150	_	_	μ Α μ Α	$V_{IN} = V_{IL}$ $V_{IN} = V_{IL}$
C _{IN}	Input Capacitance (TSSOP)	_	_	_	_	1.0	_	_	_	_	pF	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.

(100KEP) LVPECL DC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 3.0V \pm 10\%, V_{EE} = 0V$

		T,	_A = -40°	С	Т	_A = +25°	С	T	_A = +85°	С		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{IL}	Input LOW Voltage (Single-Ended)	1355	_	1675	1355	_	1675	1355	_	1675	mV	$V_{CC} = 3.3V$
V _{IH}	Input HIGH Voltage (Single-Ended)	2075	_	2420	2075	_	2420	2075	_	2420	mV	$V_{CC} = 3.3V$
V_{OL}	Output LOW Voltage	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV	$V_{CC} = 3.3V$
V _{OH}	Output HIGH Voltage	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV	$V_{CC} = 3.3V$
V_{BB}	Reference Voltage ⁽²⁾	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV	$V_{CC} = 3.3V$
V _{IHCMR}	Input HIGH Voltage Common Mode Range ⁽³⁾	1.2		V _{CC}	1.2	_	V _{CC}	1.2	_	V _{CC}	V	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters varies 1:1 with V_{CC}. Output load is 50Ω to V_{CC}-2V.

Note 2. V_{BB} varies 1:1 with V_{CC} .

Note 3. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

(100KEP) PECL DC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 5.0V \pm 10\%, V_{EE} = 0V$

		T	_A = -40°	С	7	Γ _A = +25	°C	T	_A = +85°	C		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V_{IL}	Input LOW Voltage (Single-Ended)	3055	1	3375	3055	_	3375	3055	_	3375	mV	$V_{CC} = 5V$
V _{IH}	Input HIGH Voltage (Single-Ended)	3775	_	4120	3775	_	4120	3775	_	4120	mV	V _{CC} = 5V
V_{OL}	Output LOW Voltage	3055	3180	3305	3055	3180	3305	3055	3180	3305	mV	$V_{CC} = 5V$
V _{OH}	Output HIGH Voltage	3855	3980	4105	3855	3980	4105	3855	3980	4105	mV	$V_{CC} = 5V$
V_{BB}	Output Voltage Reference ⁽²⁾	3475	3575	3675	3475	3575	3675	3475	3575	3675	mV	$V_{CC} = 5V$
V_{IHCMR}	Input HIGH Voltage ⁽³⁾ Common Mode Range	1.2	_	V _{CC}	1.2	_	V _{CC}	1.2	_	V _{CC}	V	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters varies 1:1 with V_{CC} . Output load is 50Ω to V_{CC} -2V.

Note 2. V_{BB} varies 1:1 with V_{CC} .

 $\textbf{Note 3.} \quad \text{The V_{IHCMR} range is referenced to the most positive side of the differential input signal.}$

(100KEP) LVECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_{CC} = 0V$, $V_{EE} = -2.97V$ to -3.63V

		T	_A = -40°	С	Т	_A = +25°	С	Т	_A = +85°	С		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{IL}	Input LOW Voltage (Single-ended)	-1945		-1625	-1945	_	-1625	-1945	_	-1625	mV	
V _{IH}	Input HIGH Voltage (Single-ended)	-1165	1	-880	-1165	_	-880	-1165	-	-880	mV	
V _{OL}	Output LOW Voltage	-1945	-1820	-1695	-1945	-1820	-1695	-1945	-1820	-1695	mV	50Ω to V _{CC} –2V
V _{OH}	Output HIGH Voltage	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV	50Ω to V _{CC} –2V
V_{BB}	Output Reference Voltage	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV	
V _{IHCMR}	Input HIGH Voltage Common Mode Range ⁽²⁾	V _{EE} +1.2	_	0.0	V _{EE} +1.2	_	0.0	V _{EE} +1.2	_	0.0	V	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.

Note 2. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

(100K) ECL DC ELECTRICAL CHARACTERISTICS(1)

 $V_{CC} = 0V$, $V_{EE} = -4.5V$ to -5.5V

	, EE											
		т	_A = -40°	С	Т,	_A = +25°	С	T,	_A = +85°	C		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{IL}	Input LOW Voltage	-1945	_	-1625	-1945	_	-1625	-1945	_	-1625	mV	
V_{IH}	Input HIGH Voltage	-1225	_	-880	-1225	_	-880	-1225	1	-880	mV	
V_{OL}	Output LOW Voltage	-1945	-1820	-1695	-1945	-1820	-1695	-1945	-1820	-1695	mV	50 Ω to V _{CC} –2V
V _{OH}	Output HIGH Voltage	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV	50 Ω to V _{CC} –2V
V_{BB}	Output Reference Voltage	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV	
V_{IHCMR}	Input HIGH Voltage Common Mode Range ⁽²⁾	V _{EE} +1.2	_	0.0	V _{EE} +1.2	_	0.0	V _{EE} +1.2	_	0.0	V	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.

Note 2. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

HSTL INPUT DC ELECTRICAL CHARACTERISTICS

 V_{CC} = 2.97V to 3.63V, V_{EE} = 0V

		$T_A = -40^{\circ}C$		T _A = +25°C			T				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V _{IH}	Input HIGH Voltage	1200		_	1200	_	_	1200	_		mV
V _{IL}	Input LOW Voltage			400		_	400		_	400	mV

AC ELECTRICAL CHARACTERISTICS

LVPECL: $V_{CC} = 2.97V$ to 3.63V, $V_{EE} = 0V$; PECL: $V_{CC} = 4.5V$ to 5.5V, $V_{EE} = 0V$ ECL: $V_{CC} = 0V$, $V_{EE} = -4.5V$ to -5.5V; LVECL: $V_{CC} = 0V$, $V_{EE} = -2.97V$ to -3.63V

		T	_A = -40°(2	Т	A = +25°	С	T,	₄ = +85°(;	
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
f _{MAX} ⁽¹⁾	Maximum Frequency	2.5	_	_	2.5		_	2.5	_	_	GHz
t _{PD}	PropagationDelay to Output PECL/ECL										
	Diff. IN-to-Q IN (Single-Ended)-to-Q SEL-to-Q	275 250 250	_ _ _	425 450 450	275 250 250	375 400 400	425 450 450	275 250 250	_ _ _	425 450 450	ps ps ps
	LVPECL/LVECL Diff. IN-to-Q IN (Single-Ended)-to-Q SEL-to-Q	275 250 250	_ _ _	425 450 450	275 250 250	375 400 400	425 450 450	275 250 250	_ _ _	425 450 450	ps ps ps
t _{SKEW} ⁽²⁾	Within-Device Skew (Diff.) Part-to-Part Skew (Diff.)		_	25 150	_	15 100	25 150	_	_	25 150	ps ps
t _S ⁽³⁾	Set-Up Time /EN to CLK	100	0	_	100	0	_	100	0	_	ps
t _H (3)	Hold Time /EN to CLK	200	50	_	200	50	_	200	50	_	ps
t _{JITTER}	Cycle-to-Cycle Jitter ⁽⁴⁾ Total Jitter (622MHz clock) ⁽⁵⁾		0.2 <1	1 —	_	0.2 <1	1 _	_	0.2 <1	1 —	ps(rms) ps(pk-pk)
V _{ID}	Input Voltage Range	150	800	1200	150	800	1200	150	800	1200	mV
t _r , t _f	Output Rise/Fall Times (20% to 80%)	75	_	225	75	130	225	85	_	225	ps

- Note 1. f_{MAX} is defined as the maximum toggle frequency. Measured with 750mV input signal, 50% duty cycle, output swing \geq 400mV(diff), all loading with 50W to V_{CC} -2V.
- Note 2. Skew is measured between outputs under identical transitions.
- **Note 3.** Set-up and hold times apply to synchronous applications that intend to enable/disable before then ext clock cycle. For asynchronous applications, set-up and hold time does not apply.
- Note 4. Cycle-to-cycle jitter definition: The variation in period between adjacent cycles over a random sample of adjacent cycle pairs. T_{JITTER_CC} = T_n-T_{n+1} where T is the time between rising edges of the output signal.
- Note 5. Total jitter definition: with an ideal clock input, no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range	Marking Code
SY100EP15VK4C	K4-16-1	Commercial	XEP15V
SY100EP15VK4CTR ⁽¹⁾	K4-16-1	Commercial	XEP15V
SY100EP15VK4I ⁽²⁾	K4-16-1	Industrial	XEP15V
SY100EP15VK4ITR ^(1, 2)	K4-16-1	Industrial	XEP15V

Note 1. Tape and Reel.

Note 2. Recommended for new designs.

TERMINATION RECOMMENDATIONS




Figure 1. Parallel Termination-Thevenin Equivalent

Note 1. For +2.5V systems: R1 = 250Ω , R2 = 62.5Ω **Note 2.** For +5.0V systems: R1 = 82Ω , R2 = 130Ω




Figure 2. Three-Resistor "Y-Termination"

- Note 1. Power-saving alternative to Thevenin termination.
- Note 2. Place termination resistors as close to destination inputs as possible.
- **Note 3.** R_b resistor sets the DC bias voltage, equal to V_t. For +3.3V systems R_b = 46Ω to 50Ω . For +5V systems, R_b = 110Ω .
- Note 4. C1 is an optional bypass capacitor intended to compensate for any tr/tf mismatches.






Figure 3. Terminating Unused I/O

- Note 1. Unused output (/Q) must be terminated to balance the output.
- Note 2. Micrel's differential I/O logic devices include a V_{BB} reference pin .
- Note 3. Connect unused input through 50Ω to V_{BB} . Bypass with a $0.01\mu F$ capacitor to V_{CC} , not GND.
- **Note 4.** For +2.5V systems: R1 = 250Ω , R2 = 62.5Ω .

16 LEAD TSSOP (K4-16-1)





NOTES:

1. DIMENSIONS ARE IN MM[INCHES].
2. CONTROLLING DIMENSION: MM.

Milmension does not include mold flash of 0.254[0.010] MAX.
 THIS DIMENSION INCLUDES LEAD FINISH.

Rev. 01

MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.