

## FEATURES

- Translates positive ECL to TTL (PECL-to-TTL)
- 300ps pin-to-pin skew
- 500ps part-to-part skew
- Differential internal design for increased noise immunity and stable threshold inputs
- VBB reference output
- Single supply
- Enable input
- Latch enable input
- Extra TTL and ECL power/ground pins to reduce cross-talk/noise
- High drive capability: 24mA each output
- Fully compatible with industry standard 10K, 100K I/O levels
- Available in 16-pin SOIC package

## DESCRIPTION

The SY10/100H841 are single supply, low skew translating 1:4 clock drivers.


The devices feature a 24mA TTL output stage, with AC performance specified into a 50pF load capacitance.

A latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled low by the internal pull-downs) the latch is transparent. A HIGH on the enable pin ( $\overline{EN}$ ) forces all outputs LOW.


As frequencies increase to 40MHz and above, precise timing and shaping of clock signals becomes extremely important. The H841 solves several clock distribution problems such as minimizing skew (300ps), maximizing clock fanout (24mA drive), and precise duty cycle control through a proprietary differential internal design.

The 10K version is compatible with 10KH ECL logic levels. The 100K version is compatible with 100K levels.

## BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN NAMES

Pin	Function
GT	TTL Ground (0V)
VT	TTL Vcc (+5.0V)
VE	ECL Vcc (+5.0V)
GE	ECL Ground (0V)
D, $\overline{D}$	Signal Input (PECL)
VBB	VBB Reference Output (PECL)
Q0 - Q3	Signal Outputs (TTL)
EN	Enable Input (PECL)
LEN	Latch Enable Input

**TRUTH TABLE**

D	LEN	$\overline{EN}$	Q
L	L	L	L
H	L	L	H
X	X	H	L
X	H	L	Latch

**PIN DESCRIPTION**

Pin	Symbol	Description
1	LEN	Latch Enable Input
2	$\overline{EN}$	Enable Input (PECL)
3	$G_E$	ECL Ground (0V)
4	$V_E$	ECL Vcc (+5.0V)
5	D	ECL Signal Input (Non-inverting)
6	$\overline{D}$	ECL Signal Input (Inverting)
7	$V_{BB}$	$V_{BB}$ Reference Output (PECL)
8	$G_T$	TTL Ground (0V)
9	$Q_0$	Signal Output (TTL)
10	$G_T$	TTL Ground (0V)
11	$Q_1$	Signal Output (TTL)
12	$V_T$	TTL Vcc (+5.0V)
13	$V_T$	TTL Vcc (+5.0V)
14	$Q_2$	Signal Output (TTL)
15	$G_T$	TTL Ground (0V)
16	$Q_3$	Signal Output (TTL)

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Value	Unit
$V_E$ (ECL)	Power Supply Voltage	-0.5 to +7.0	V
$V_T$ (TTL)		-0.5 to +7.0	
$V_I$ (ECL)	Input Voltage	0.0 to $V_{EE}$	V
$V_{OUT}$ (TTL)		0.0 to $V_T$	
$T_{store}$	Storage Temperature	-65 to +150	°C
$T_A$	Operating Temperature	0 to +85	°C

**NOTE:**

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

**VCC AND CLOAD**

Ranges to meet duty cycle requirement:  $0^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ . Output duty cycle measured relative to 1.5V.

Symbol	Parameter				Min.	Typ.	Max.	Unit	Condition
		VCC	CL	Pw					
Pw	Ranges of Vcc and CL to meet min. pulse width (HIGH or LOW) at $f_{OUT} \leq 40\text{MHz}$	10	—	11	4.75	5.0	5.25	V	All Outputs
Pw	Ranges of Vcc and CL to meet min. pulse width (HIGH or LOW) at $f_{OUT} \leq 50\text{MHz}$	15	—	9.0	4.875	5.0	5.125	pF ns	All Outputs

**DC CHARACTERISTICS**

$$V_T = V_E = 5.0\text{V} \pm 5\%$$

Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
$I_{EE}$	Power Supply Current	ECL	—	40	—	40	—	mA	$V_E$ Pin
$I_{CCH}$	Power Supply Current	TTL	—	20	—	20	—	20	mA
			—	25	—	25	—	25	

## TTL DC ELECTRICAL CHARACTERISTICS

$V_T = V_E = +5.0V \pm 5\%$

Symbol	Parameter	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
$V_{OH}$	Output HIGH Voltage	2.5 2.0	— —	2.5 2.0	— —	2.5 2.0	— —	V	$I_{OH} = -3.0mA$ $I_{OH} = -15mA$
$V_{OL}$	Output LOW Voltage	—	0.5	—	0.5	—	0.5	V	$I_{OL} = 24mA$
$I_{OS}$	Output Short Circuit Current	-80	-200	-80	-200	-80	-200	mA	$V_{OUT} = 0V$

## 10H ECL DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

$V_T = V_E = +5.0V \pm 5\%$

Symbol	Parameter	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
$I_{IH}$	Input HIGH Current	—	225	—	175	—	175	$\mu A$	—
$I_{IL}$	Input LOW Current	0.5	—	0.5	—	0.5	—	$\mu A$	—
$V_{IH}$	Input HIGH Voltage	3.830	4.160	3.870	4.190	3.940	4.280	V	$V_E = 5.0V$
$V_{IL}$	Input LOW Voltage	3.050	3.520	3.050	3.520	3.050	3.555	V	$V_E = 5.0V$
$V_{BB}$	Output Reference Voltage	3.620	3.730	3.650	3.750	3.690	3.810	V	$V_E = 5.0V$

**NOTE:**

- ECL  $V_{IH}$ ,  $V_{IL}$  and  $V_{BB}$  are referenced to  $V_{CC_E}$  and will vary 1:1 with the power supply. The levels shown are for  $I_{VT} = I_{VO} = V_{CC_E} = +5.0V$ .

## 100H ECL DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>

$V_T = V_E = +5.0V \pm 5\%$

Symbol	Parameter	$T_A = 0^\circ C$		$T_A = +25^\circ C$		$T_A = +85^\circ C$		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
$I_{IH}$	Input HIGH Current	—	225	—	175	—	175	$\mu A$	—
$I_{IL}$	Input LOW Current	0.5	—	0.5	—	0.5	—	$\mu A$	—
$V_{IH}$	Input HIGH Voltage	3.835	4.120	3.835	4.120	3.835	4.120	V	$V_E = 5.0V$
$V_{IL}$	Input LOW Voltage	3.190	3.525	3.190	3.525	3.190	3.525	V	$V_E = 5.0V$
$V_{BB}$	Output Reference Voltage	3.620	3.740	3.620	3.740	3.620	3.740	V	$V_E = 5.0V$

**NOTE:**

- ECL  $V_{IH}$ ,  $V_{IL}$  and  $V_{BB}$  are referenced to  $V_{CC_E}$  and will vary 1:1 with the power supply. The levels shown are for  $I_{VT} = I_{VO} = V_{CC_E} = +5.0V$ .

## AC CHARACTERISTICS

VT = VE = 5.0V ± 5%

<b>Symbol</b>	<b>Parameter</b>	<b>TA = 0°C</b>		<b>TA = +25°C</b>		<b>TA = +85°C</b>		<b>Unit</b>	<b>Condition</b>	
		<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>			
tPLH tPHL	Propagation Delay D to Output	Q0–Q3	2.7	3.7	2.7	3.7	2.7	3.7	ns	CL = 50pF
tskpp	Part-to-Part Skew <sup>(1,4)</sup>	Q0–Q3	—	0.5	—	0.5	—	0.5	ns	CL = 50pF
tskew++	Within-Device Skew <sup>(2,4)</sup>	Q0–Q3	—	0.3	—	0.3	—	0.3	ns	CL = 50pF
tskew--	Within-Device Skew <sup>(3,4)</sup>	Q0–Q3	—	0.3	—	0.3	—	0.3	ns	CL = 50pF
tPLH tPHL	Propagation Delay LEN to Q	Q0–Q3	2.7	3.7	2.7	3.7	2.7	3.7	ns	CL = 50pF
tPLH tPHL	Propagation Delay EN to Output	Q0–Q3	2.7	3.7	2.7	3.7	2.7	3.7	ns	CL = 50pF
tr tf	Output Rise/Fall Time 1.0V to 2.0V	Q0–Q3	—	1.5	—	1.5	—	1.5	ns	CL = 50pF
fMAX	Max. Input Frequency <sup>(5,6)</sup>	Q0–Q3	160	—	160	—	160	—	MHz	CL = 50pF
—	Pulse Width	Q0–Q3	1.5	—	1.5	—	1.5	—	ns	—
—	Recovery Time EN	Q0–Q3	1.0	—	1.0	—	1.0	—	ns	—
ts	Set-up Time D, EN	Q0–Q3	0.75	—	0.75	—	0.75	—	ns	—
tH	Hold Time D, EN	Q0–Q3	0.75	—	0.75	—	0.75	—	ns	—


**NOTES:**

1. Device-to-Device Skew considering HIGH-to-HIGH transitions at common Vcc level.
2. Within-Device Skew considering HIGH-to-HIGH transitions at common Vcc level.
3. Within-Device Skew considering LOW-to-LOW transitions at common Vcc level.
4. All skew parameters are guaranteed but not tested.
5. Frequency at which output levels will meet at 0.8V to 2.0V minimum swing.
6. The fMAX value is specified as the minimum guaranteed maximum frequency. Actual operational maximum frequency may be greater.


## PRODUCT ORDERING CODE

<b>Ordering Code</b>	<b>Package Type</b>	<b>Operating Range</b>
SY10H841ZC	Z16-1	Commercial
SY10H841ZCTR	Z16-1	Commercial
SY100H841ZC	Z16-1	Commercial
SY100H841ZCTR	Z16-1	Commercial


## TTL SWITCHING CIRCUIT




## ECL/TTL PROPAGATION DELAY — SINGLE ENDED



## ECL/TTL WAVEFORMS: RISE AND FALL TIMES



**16 LEAD SOIC .300" WIDE (Z16-1)**


Rev. 03

**MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA**
TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated