


FEATURES

- Scannable version E112 driver
- Extended 100E VEE range of -4.2V to -5.5V
- 1025ps max. CLK to Output
- Dual differential outputs
- Master Reset
- Internal 75KΩ input pull-down resistors
- Fully compatible with industry standard 10KH, 100K ECL levels
- Fully compatible with Motorola MC10E/100E212
- Available in 28-pin PLCC package

BLOCK DIAGRAM




DESCRIPTION

The SY10/100E212 are scannable registered ECL drivers typically used as fan-out memory address drivers for ECL cache driving. In a VLSI array-based CPU design, use of the E212 allows the user to conserve array output cell functionality and also output pins.

The input shift register is designed with control logic which greatly facilitates its use in boundary scan applications.

PIN CONFIGURATION



PIN NAMES

Pin	Function
D0 – D2	Data Inputs
S-IN	Scan Input
LOAD	LOAD/HOLD Control
SHIFT	Scan Control
CLK	Clock
MR	Master Reset
S-OUT	Scan Output
Q[0:2]a, Q[0:2]b	True Outputs
Q̄[0:2]a, Q̄[0:2]b	Inverting Outputs
Vcco	Vcc to Output

TRUTH TABLE

LOAD	SHIFT	MR	Mode
L	L	L	Load
H	L	L	Hold
X	H	L	Shift
X	X	H	Reset

DC ELECTRICAL CHARACTERISTICSV_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = V_{CCO} = GND

Symbol	Parameter	T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
I _{IH}	Input HIGH Current	—	—	150	—	—	150	—	—	150	μA	—
I _{EE}	Power Supply Current	—	—	—	—	—	—	—	—	—	mA	—
	10E	—	80	96	—	80	96	—	80	96		
	100E	—	80	96	—	80	96	—	92	110		

AC ELECTRICAL CHARACTERISTICSV_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = V_{CCO} = GND

Symbol	Parameter	T _A = 0°C			T _A = +25°C			T _A = +85°C			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
t _{PLH} t _{PHL}	Propagation Delay to Output CLK MR CLK to S-OUT	575 575 575	800 800 800	1025 1025 1025	575 575 575	800 800 800	1025 1025 1025	575 575 575	800 800 800	1025 1025 1025	ps	—
t _s	Set-up Time	—	—	—	—	—	—	—	—	—	ps	—
	D	175	25	—	175	25	—	175	25	—		
	SHIFT	150	—50	—	150	—50	—	150	—50	—		
	LOAD	225	50	—	225	50	—	225	50	—		
t _h	S-IN	150	—50	—	150	—50	—	150	—50	—	ps	—
	Hold Time	—	—	—	—	—	—	—	—	—		
	D	250	25	—	250	25	—	250	25	—		
	SHIFT	300	100	—	300	100	—	300	100	—		
t _{rr}	Reset Recovery	600	350	—	600	350	—	600	350	—	ps	—
	Within-Device Skew	—	100	—	—	100	—	—	100	—		
t _{skew}	Within-Gate Skew	—	50	—	—	50	—	—	50	—	ps	1
t _{skew}	Within-Gate Skew	—	50	—	—	50	—	—	50	—	ps	2
t _r t _f	Rise/Fall Times 20% to 80%	275	425	650	275	425	650	275	425	650	ps	—


NOTES:

1. Within-device skew is defined as identical transitions on similar paths through a device.
2. Within-gate skew is defined as the difference in delays between various outputs of a gate when driven from the same input.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY10E212JC	J28-1	Commercial
SY10E212JCTR	J28-1	Commercial
SY100E212JC	J28-1	Commercial
SY100E212JCTR	J28-1	Commercial

28 LEAD PLCC (J28-1)



Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA

TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated
