SIEMENS AG

IC-SPECIFICATION

TDA 4362

Differences to the last edition

Last Edition: DOK-Nr. V66047-S1603-C100-G1 date: 16.12.97

Page 11: #P11: Test values and units changed

#P12: Test values and units changed

#P16: Test values changed, wrong values in previous version

Page 12: #P25,26: Min max values added

#P27: Load resistor added and values changed

SIEMENS AG

IC-SPECIFICATION

TDA 4362

Table of Contents

AM- Updown - Conversion

Signature	Page	0
Differences to the last edition	Page	1
Table of Contents	Page	2
Functional Description, Application	Page	3
Circuit Description	Page	4
Block Diagram	Page	5
Pin Assignment	Page	6
Pin Description	Page	7
Package Outline	Page	8
Absolute Maximum Ratings	Page	9
Operational Range	Page	10
AC / DC Characteristics	Page	11 13
Test Circuit	Page	14
Application Circuit	Page	15
Appendix	Page	16

This specification replaces the previous editions

DOK-Nr.	date	DOK-Nr.	date
V66047-S1603-C100-G1	16.12.97		

SIEMENS AG

IC-SPECIFICATION

TDA 4362

Functional Description, Application

Dual-Conversion-AM-Receiver

The TDA 4362 is an integrated Dual-Conversion- AM-Receiver for use in car radios.

The input signal passes a linear mixer for conversion into the 1.IF (~10 MHz). Via an external bandpass-filter (CER-filter, quartz filter) the 1. IF is converted in a second linear mixer to the 2. IF (~450kHz).

After an external narrowband-selectivity (CER-filter) the 2. IF passes an automatic gain controlled amplifier and is then demodulated to the AF.

For counter controlled search tuning stop (STS) the frequencies of the 1. LO and the 2. IF are available.

For Narrowband-FM-Demodulation a coincidence demodulator is implemented. A search tuning stop (STS) feature is also part of IC.

Features

- · High flexibility with an external preamplifier stage
- 2 Symmetrical or asymmetrical mixer inputs
- 2-Pin-Oscillator for the 1. LO
- 1st LO with LC-tank circuit
- 1st LO in, 60 to 160 MHz range
- Low narrow band noise
- Divider for 1st LO by 2, 4, 6, 8, 10, 12
- Integrated AGC generation for the prestages
- Strictly symmetrical RF path
- · Decoupled direct and divided counter outputs
- 2st LO with quartz or external source
- Output for gain controlled 2. IF
- FM-coincidence demodulator
- . Two Inputs for the 2nd IF-Stage

SIEMENS AG

IC-SPECIFICATION

TDA 4362

Circuit Description

The integrated circuit includes 2-Pin oscillator (1st LO) with sym. input, buffered output and 2 double balanced mixers with symmetrical inputs. These stages convert the AM-Inputsignal to a 1st IF, which is much higher (~10 MHz) than the input frequencies. The 1st LO operates as a LC-varactor tuned oscillator in the same 100 MHz range like the FM-Tuner oscillator (e.g. TUA 4310 X). So the same peripherial elements can be used. Depending on the signal strength the prestage AGC controls PIN-Diode and MOSFET-prestage amplifiers.

The 1st IF passes an external selectivity and is then converted in a symmetrical double balanced mixer to the

2nd IF.

The 2nd LO operates as a quartz controlled oscillator or as an amplifier for an external forcing signal.


The 2nd IF signal passes an automatic gain controlled IF amplifier and is then demodulated to the AF in a quasi-synchronous-demodulator. Two inputs allow different CER-Filters in the signal path.

For the demodulation of Narrowband-FM-Signals a coincidence demodulator is implemented, in this mode the 2nd IF amplifier is working as a limiter.

For AM-Stereo application a gain controlled output of the 2nd IF is available.

The TDA 4362 is prepared to work with a PLL in the 100MHz range. When applied with a standard AM-PLL the oscillator frequency divided by 4, 6, 8, 10 or 12 has to be used. In this case a higher phase noise is to be expected.

The open collector output for search tuning stop (STS) is also controlled by this demodulator. For search tuning mode a fast AGC mode is added. In Narrowband FM search tuning mode the 2nd IF amplifier is working as AGC amplifier to provide a fieldstrength information.



SIEMENS AG

IC-SPECIFICATION

TDA 4362

Pin Assignment

Pin configuration

- 1. Prestage Threshold
- 2. Mixer 1 input
- 3. Mixer 1 input
- 4. Ground
- 5. Mixer 2 input
- 6. Mixer 2 input
- 7. Reference voltage (RF)
- 8. Mixer 1/Mixer 2 Switch
- 9. Counter Ratio C
- 10. Counter output direct
- 11. Counter output divided
- 12. Local Oscillator
- 13. Local Oscillator
- 14. Counter Ratio B
- 15. Counter Ratio A
- 16. LIF1 / LIF2 Switch
- 17. Coincidence Demodulator
- 18. Coincidence Phaseshifter
- 19. Coincidence Phaseshifter
- 20. Coincidence Demodulator
- 21. LIF Time Constant
- 22. AF Output
- 23. LIF Input 1 (blocked to LF GND)
- 24. LIF Input 2 active
- 25. LIF Input 2 (blocked to LF GND)
- 26. LIF Input 1 active
- 27. Search Tuning Stop Time constant, Stand by
- 28. AM Output
- 29. 2. LO Quartz
- 30. 2. LO Quartz
- 31. Reference Voltage (LF)
- 32. 2. Mixer Output
- 33. 2. Mixer Output
- 34. Ground (LF)
- 35. 2. Mixer Input
- 36. 2. Mixer Input
- 37. Supply Voltage
- 38. Prestage Current output
- 39. 1. Mixer output
- 40. 1. Mixer output

- 41. Search Tuning Stop output
- 42. AGC-Time constant Switch
- 43. Prestage Voltage output
- 44. Prestage Time constant.

SIEMENS AG

IC-SPECIFICATION

21.4.99

TDA 4362

Pin Description

Pin 1: DC-Voltage alters the threshold voltage of the prestage AGC-circuit.

Pin 2,3: Sym. input for the AM-Signal in the frequency range of 100 kHz to 160 MHz.

Pin 4: GROUND: All DC-Values are referred to this pin. All RF blocking capacitors should be

connected to this point.

Pin 5,6: Sym. input for the AM-Signal in the frequency range of 100 kHz to 160 MHz.

Pin 7: Output for the internal reference voltage. This pin is to be blocked with

a ceramic capacitor to RF ground.

Pin 8: DC input to activate mixer 1 or mixer 2.

Pin 9,14,15: Input for the frequency divider. See Appendix A
Pin 10: Buffered output for the oscillator frequency

Pin 11: Buffered output for the by n divided (n= 8 or 10) Oscillator frequency

Pin 12,13: The ext. LC-Circuit determines the oscillator frequency

Pin 16: DC input to activate LIF1 or LIF2 inputs.
Pin 17,20: Inputs to the coincidence demodulator.
Pin 18,19: Phase shifter for FM-Discriminator

Pin 21: Blocking capacitor for the IF-AGC-Circuit to suppress AF-frequencies

Pin 22: Buffered AF output

Pin 23,26: Input-Pins for the DC-coupeled AGC-Amplifier 1. Pin 24,25: Input-Pins for the DC-coupeled AGC-Amplifier 2.

Pin 27: Blocking capacitor to ground

Pin 28: Buffered output for the AGC-controlled lower IF-Signal. This pin is connected

to the AM-Stereo-Decoder.

Pin 29,30: Input for the 2nd Local oscillator (LO). The pins can be connected via a quartz or

the oscillator is to be forced with an ext. signal

Pin 31: Output for the internal reference voltage. This pin is to be blocked with

a ceramic capacitor to ground. All LF blocking capacitors should be connected

to this point.

Pin 32,33: Open collector output of mixer 2 for the lower IF (~450 kHz)

Pin 34: GROUND: All LF blocking capacitors should be connected to this point.

Pin 35,36: Sym. mixer 2 input for the upper IF (~10.7 MHz). Asym. operation is possible.

The input signal is converted to the lower IF corresponding the equation

 $f_{LIF} = f_{UIF} - f_{2,LO}$

Pin 37: Supply-voltage. This point is to be blocked to ground for AF and for RF-Signals

Pin 38: Current output for PIN-Diode controlling in the prestage.

Pin 39,40: Sym collector output of the mixer 1. The external tank circuit is tuned to the

upper IF.

Pin 41: Open collector output for STS

Pin 42: DC-Voltage determines the AGC-Time GND: normal mode Vref: fast mode

Pin 43: Buffered prestage AGC output

Pin 44: Blocking capacitor for the prestage AGC


SIEMENS AG

IC-SPECIFICATION

TDA 4362

Package Outline

Plastic Package P-MQFP-44-2



Does not include plastic or metal protrusion of 0.25 max. per side

SIEMENS AG

IC-SPECIFICATION

TDA 4362

Absolute Maximum Ratings

The maximal ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

#	Max. Ratings for ambient temperature T _{amb} -40°C to 85°C	Symbol	Min	Max	Units	Remarks
1	Supply voltage	V ₃₇	0	13.2	V	
2	Reference voltage	V _{7,31}	0	5	V	
3	Reference current	I _{7,31}	0	1	mA	
4	Prestage threshold	Ý ₁	0	5	V	
5	Mixer 1 input	V_2, V_3	0	5	V	
6	Mixer 2 input	V_5 , V_6	0	5	V	
7	Switch for Mixer, LIF input	V_{8} , V_{16}	0	13.2	V	
8	Logical divider input	V_{9} , V_{14} , V_{15}	0	13.2	V	
9	Counter output	V ₁₀	0	13.2	V	
10	Divided counter output	V ₁₁	0	13.2	V	
11	1.LO	V_{12}, V_{13}	0	5	V	
12	Coincidence demodulator	V_{17} , V_{18} V_{19} , V_{20}	0	5	V	
13	Time constant for 2 IF AGC	V ₂₁	0	5	٧	
14	Leakage current	l ₂₁		1	μΑ	
15	AF-output	V_{22}	0	13.2	V	
16	AGC-Timer constant	V ₂₇	0	5	V	
17	AGC 1 input	V_{23} , V_{26}	0	5	V	
18	AGC 2 input	V_{24} , V_{25} , V_{27}	0	5	V	
19	AM-Stereo output	V ₂₈	0	13.2	V	
20	2. LO input	$V_{29,30}$	0	5	V	
21	2. Mixer output	$V_{32,33}$	0	5	V	
22	2. Mixer input	V _{35,36}	0	5	V	
23	PIN-Diode output	V ₃₈	0	5	V	
24	1. Mixer output	V _{39,40}	0	13.2	V	
25	STS-Output	V ₄₁	0	13.2	V	
26	AGC-Time	V ₄₂	0	13.2	V	
27	Prestage AGC	V ₄₃	0	13.2	V	
28	PrestageTime constante	V_{44}	0	13.2	V	
29	ESD voltage human body modul 100 pF/1500 Ω	V _{ESD}	-2	+2	kV *)	
30	Thermal Resistance	Rthst		65	k/W	

^{*) 2} kV ESD protection is not valid for pin 29 and 30.

SIEMENS AG

IC-SPECIFICATION

TDA 4362

Operational Range

Within the operational range the IC operates as described in the circuit description. The AC / DC characteristic limits are not guaranteed.

#	Parameter	Symbol	Min	Max	Units	Remarks
1	Supply Voltage	V_{37}	7.5	13.2	V	
2	Ambient temperature	T _{amb}	-40	+85	°C	

SIEMENS AG

IC-SPECIFICATION

TDA 4362

AC/DC Characteristics

AC / DC characteristics involve the spread of values guaranteed within the specified supply voltage and ambient temperature range. Typical characteristics are the median of the production.

#	Parameter S	ymbol	Test Conditions	Test Circuit	Min	Тур	Max	Units
Supp	ly voltage		V _S =8.5V					
Ambi	ent temperature		T _{amb} = 25 °C					
1	Current consumption	l ₂₇ +	f _i = 1 MHz ; f _{IF1} = 10.7 MH Divided by n= Appendix n=12,V ₄₂ =0		50 kHz 50	62	77	mA
		l ₃₂ +l ₃₃ + l ₃₉ +l ₄₀						
Mixer	· 1 RF	139*140						
2	Interceptpoint 3. Order	IP3	V ₂ -V ₃	Lab		130		dΒμV
3	Mixer gain	V	20 lg V ₃₆ / V ₂ -V ₃	1	0	2	4	dB
4	Max. input voltage	$ V_2-V_3 $	for -1 dB compression	1			600	mV_{pp}
5	Noise figure (10 MHz)	F		Lab			10	dB
	· 2 RF	IDO	IV V I	مام ا		420		40.47
6	Interceptpoint 3. Order	IP3	V ₅ -V ₆	Lab		130		dΒμV
7	Mixer gain	V	20 lg V ₃₆ / V ₅ -V ₆	1	0	2	4	dB
8	Max. input voltage	$ V_{5}-V_{6} $	for -1 dB compression	1			600	mV_{pp}
9	Noise figure (10 MHz)			Lab			10	dB
10	Tracking mixer 1/2	$dv_{M1/2}$		1		0		dB
1st L	n							
11	<u>S</u> Frequency range	f _{1.LO}		1	60		160	MHz
12	Counter output	V ₁₀	$R_L=330\Omega$	1	70	100		mV_{rms}
13	Divided counter outpo	ut V ₁₁	$R_L = 330\Omega$	1	35	50		mV_{rms}
14	Output impedance	R _{ex10}		Lab		330		Ω
15	Output impedance	R _{ex11}		Lab		330		Ω
Conv	erter IF							
16	Mixer gain	V		1	2	5	8	dB
17	Noise figure (10 MHz)			Lab			10	dB
18	Max. input voltage	$ V_{5}-V_{6} $	for -1 dB compression	1			600	mV_pp
2. LO								
19	Frequency range	f _{2.LO}		1	25			MHz
20	External force voltage	V ₂₉		1	60			$\mathrm{mV}_{\mathrm{rms}}$
Prest	age AGC output							
21	AGC-Voltage	U ₄₃	V ₁ = 2.4; V ₂ -V ₃ =100mV _r	_{ms} 1	6.3	7.2	Vs	٧
22	AGC-Voltage	U ₄₃	$V_1 = 4.4$; $ V_2 - V_3 = 100 \text{mV}_r$	ms 1		0.7	1	V
23	AGC-Current	l ₃₈	$V_1 = 2.4$; $ V_2 - V_3 = 100 \text{mV}_r$			12		mA
24	AGC-Current	l ₃₈	$V_1 = 4.4$; $ V_2 - V_3 = 100 \text{mV}_r$	_{ms} 1		0.1		mA

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Offenders will be liable for damages. All rights, including rights created by patent grant or registration of a utility model or design, are reserved.

SIEMENS AG

IC-SPECIFICATION

TDA 4362

AC / DC Characteristics

AC / DC characteristics involve the spread of values guaranteed within the specified supply voltage and ambient temperature range. Typical characteristics are the median of the production.

#	Parameter S	ymbol	Test Conditions	Test Circuit	Min	Тур	Max	Units
	Integrator current Integrator current egrator currents are m ge source with a value			1 1 oin (- Pole of t	the measu	-30 30 rement equ	uipment a	μΑ μΑ and a
AGC-	<u>Amplifier</u>		V _i = V ₂₅ -V ₂₆					
23 24 25 26 27 28 29 30 31 32	AGC-Range AGC-Voltage AGC-Voltage AGC-Voltage reg. output voltage Input sensitivity AGC-current AGC-current AGC-current	V ₂₁ V ₂₁ V ₂₁ V ₂₈ V ₂₂ I ₂₁ I ₂₁ I ₂₁ I ₂₁	$\begin{array}{l} \text{V=0 mV}_{rms} \\ \text{V=500 } \mu\text{V}_{rms} \\ \text{V=30 mV}_{rms} \\ \text{R}_{L} = 100 \text{k}\Omega \\ \text{V}_{22 100 \text{mV}} - 3 \text{dB} \\ \text{V}_{i} = 100 \text{mV}_{rms} \text{ AGC:} \\ \text{V}_{i} = 0 \text{mV}_{rms} \text{ AGC:} \\ \end{array}$	tast 1 slow1	60 1.1 2.7 48 400 -400 15 -13	66 1.45 3.1 60 100 500 -500 25 -25	1 1.8 3.7 650 -660 35 -33	dB V V V mV _{rms} µV _{rms} µA µA µA
33 34 35 36	emodulator AF output voltage AF output voltage Total harm. distortion	V ₂₂ V ₂₂ 1 k V ₂₂	V _{i1} = V ₂₃ -V ₂₆ , V _{i2} = V _{i1} ,V _{i2} , m=0.3 V _{i1} ,V _{i2} , m=0.8 V _{i1} ,V _{i2} , m=0.8 V _{i1} ,V _{i2} , m=0.3	V ₂₄ -V _{25V} Lab 1 1 Lab	400 10	180 480 1	560 1.7	mV _{rms} mV _{rms} % µV _{rms}
37 38 39	S+N/N=6 dB Input voltage for S+N/N=26 dB S+N/N	V ₂₂	V _{i1,} V _{i2} , m=0.3 V _{i1,} V _{i2} =10 mV, m= 100μV/100 mV	Lab 0.8 1 1	100 58	64	3	μV _{rms} dB dB
	emodulator FM-Output voltage Limiter threshold	ΔV_{22} fi _{RF} =450 V_{22} V_{22}	Δ f= 2.5 kHz $V_{22 100mV}$ -3 dB	-	V _{i2} = V ₂₄ -'	V _{25V} , CCIR 180(tbd) 60		mV _{rms} μV _{rms}
42	S+N/N		V _{i1} ,V _{i2} = 10 mV _{rms}	1		65(tbd)		dB
43 44 45	STS-out STS-out STS-out	V ₄₁ V ₄₁ V ₄₁	Δf_{STS} =3 kHz, U_i =10 $f_{IF} + \Delta f_{STS}$ f_{IF} $f_{IF} - \Delta f_{STS}$	mV _{rms} R _{STS} 1 1 1	₅ =330 k to	Us 8.5 8.5	0.2	V V V

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Offenders will be liable for damages. All rights, including rights created by patent grant or registration of a utility model or design, are reserved.

SIEMENS AG

IC-SPECIFICATION

TDA 4362

AC / DC Characteristics


AC / DC characteristics involve the spread of values guaranteed within the specified supply voltage and ambient temperature range. Typical characteristics are the median of the production.

#	Parameter	Symbol	Test Conditions	Test Circuit	Min	Тур	Max	Units
MOD	<u>ES</u>							
Divid	ler Ratios PORTS AE	<u>BC</u>						
46 47	Input voltage "L" Input voltage "H"	$V_9, V_{14}, V_{15} \\ V_9, V_{14}, V_{15}$	s. Appendix A	1 1	0 3.0		1.5 V _S	V V
MIXE	R 1 / MIXER 2 SW 1							
48 49	Mixer 2 active, Mix Mixer 1 active, Mix		s. Appendix A	1 1	2.0 0		V _S 1.4	V V
LIF 1	/ LIF 2 SW 2							
50 51	LIF 1 active, LIF 2 p LIF 2 active, LIF 1 p		s. Appendix A	1 1	0 2.0		1.2 V _S	V V
Stan	dby							
52 53	Standby active Standby current	V ₂₇ Sta	andby	1 1	0	0.7 1	1.0	V mA
AGC	-Times							
54 55	Fast Slow	V ₄₂ V ₄₂		1 1	2.0 0		V _s 0.7	V V
Refe	rence voltage							
56 57	Reference voltage Reference voltage			1 1	4.5 4.5	4.8 4.8	5.1 5.1	V V

SIEMENS AG


Page 14

Test Circuit



Page 15

Application Circuit



The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Offenders will be liable for damages. All rights, including rights created by patent grant or registration of a utility model or design, are reserved.

IC-SPECIFICATION

TDA 4362

Appendix A

Tabelle 1: Divider Ratios n

n	1	2	4	6	8	8	10	12
Α	0	1	1	0	1	1	0	0
В	0	1	1	1	0	0	1	0
С	0	0	1	1	1	0	0	1

SW 1 = H : Mixer 2 active Inputs: pin 5; 6 SW 1 = L : Mixer 1 active Inputs: pin 2; 3

SW 2 = L : LIF-pin 26 (signal); LIF-pin 23 (blocked to LF - GND) SW 2 = H : LIF-pin 24 (signal); LIF-pin 25 (blocked to LF - GND)

AGCT= L : Normal Mode: slow AGC mode AGCT= H : STS Mode : fast AGC mode

STDBY= L : Standby STDBY= open : Normal Mode

With n=1 the FM demodulator is active and the gain of the AGC amplifier is maximum, except AGCT=H