## SC1164 & SC1165

# Programmable Synchronous DC/DC Converter, Dual LDO Controller

## **POWER MANAGEMENT**

#### Description

The SC1164/5 combines a synchronous voltage mode controller with two low-dropout linear regulators providing most of the circuitry necessary to implement three DC/DC converters for powering advanced microprocessors such as Pentium® II.

The SC1164/5 switching section features an integrated 5 bit D/A converter, pulse by pulse current limiting, integrated power good signaling, and logic compatible shutdown. The SC1164/5 switching section operates at a fixed frequency of 200kHz, providing an optimum compromise between size, efficiency and cost in the intended application areas. The integrated D/A converter provides programmability of output voltage from 2.0V to 3.5V in 100mV increments and 1.30V to 2.05V in 50mV increments with no external components.

The SC1164/5 linear sections are low dropout regulators. The SC1164 supplies 1.5V for GTL bus and 2.5V for non-GTL I/O, the SC1165 features adjustable LDO voltages.


#### **Features**

- Synchronous design, enables no heatsink solution.
- 95% efficiency (switching section).
- ◆ 5 bit DAC for output programmability.
- On chip power good function.
- Designed for Intel Pentium® II VRM8.1 requirements.
- ◆ 1.5V, 2.5V or Adjustable @ 1% for linear section.

#### **Applications**

- ◆ Pentium® II microprocessor supplies
- Flexible motherboards
- ◆ 1.3V to 3.5V microprocessor supplies
- Programmable triple power supplies

## Typical Application Circuit





## Absolute Maximum Ratings

Parameter	Symbol	Maximum	Units
VCC to AGND	V <sub>IN</sub>	-0.3 to +7	V
PGNDL, PGNDH to GND		±1	V
BSTH to PGNDH, BSTL to PGNDL	V <sub>BOOST</sub>	-0.3 to +15	V
Operating Temperature Range	T <sub>A</sub>	0 to +70	°C
Junction Temperature Range	T <sub>J</sub>	0 to +125	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C
Lead Temperature (Soldering) 10 Sec.	T <sub>L</sub>	300	°C
Thermal Impedance Junction to Ambient	$\theta_{JA}$	80	°C/W
Thermal Impedance Junction to Case	$\theta_{\sf JC}$	25	°C/W

## **Electrical Characteristics**

 $\overline{\text{Unless specified: V}_{\text{IN}}\text{=}4.75\text{V to }5.25\text{V}; \text{AGND=PGNDH=PGNDL=0V; VOSENSE=V}_{\text{O}}; \text{0mV} < \text{(CS+-CS-)} < 60\text{mV; LDOV} = \text{V}_{\text{BOOST}} = 11.4\text{V to }12.6\text{V}; \text{T}_{\text{A}} = 25^{\circ}\text{C} = 11.4\text{V to }12.6\text{V}; \text{T}_{\text{A}} = 1$ 

Parameter	Conditions	Min	Тур	Max	Units
Switching Section			1	1	
Output Voltage	I <sub>o</sub> = 2A in Application Circuit	See C	Output Voltag	ge Table	
Supply Voltage		4.5		7	V
Supply Current	V <sub>IN</sub> = 5.0V		8	15	mA
Load Regulation	I <sub>o</sub> = 0.8A to 15A		1		%
Line Regulation			0.5		%
Minimum operating voltage				4.2	V
Current Limit Voltage		55	70	85	mV
Oscillator Frequency		175	200	225	kHz
Oscillator Max Duty Cycle		90	95		%
Peak DH Sink/Source Current	BSTH - DH = 4.5V, DH - PGNDH = 2V	1			А
Peak DL Sink/Source Current	BSTL - DL = 4.5V, DL - PGNDL = 2V	1			А
Output Voltage Tempco			65		ppm/°C
Gain (A <sub>oL</sub> )	V <sub>OSENSE</sub> to V <sub>O</sub>		35		dB
OVP threshold voltage			120		%
OVP source current	$V_{OVP} = 3.0V$	10			mA
Power good threshold voltage		85		115	%
Dead time		50	100		ns



## **Electrical Characteristics (Cont.)**

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Linear Sections						
Quiescent current	Ι <sub>Q</sub>	LDOV = 12V			5	mA
Output Voltage (LDO1 SC1182)			2.475	2.500	2.525	V
Output Voltage (LDO2 SC1182)			1.485	1.500	1.515	V
Reference Voltage (SC1183)	$V_{REF}$		1.252	1.265	1.278	V
Feedback Pin Bias Current (SC1183)	l <sub>FB</sub>				10	μΑ
Gain (A <sub>OL</sub> )		LDOS (1, 2) to GATE (1, 2)		90		dB
Load Regulation		$I_{o} = 0$ to 8A			0.3	%
Line Regulation					0.3	%
Output Impedance		VGATE = 6.5V		1		kΩ

#### NOTE:

(1) This device is ESD sensitive. Use of standard ESD handling precautions is required.



## Pin Configuration

#### TOP VIEW 24 🖽 GATE2 AGND 🖂 23 LDOV GATE1 ☐ 2 22 🖽 VID0 LDOS1 🔲 3 LDOS2 🖂 21 UID1 20 UVID2 vcc □ 19 🔟 VID3 OVP $\square$ 6 PWRGOOD 7 18 🔟 VID4 17 UOSENSE CS- Ⅲ 8 CS+ □ 9 PGNDH 🗆 DH 🔲 11 13 🎞 DL PGNDL 12 (24 Pin SOIC)

## Ordering Information

Part Number (1)	Package	Linear Voltage	Temp Range (T <sub>J</sub> )
SC1164CSW.TR	SO-24	1.5V/2.5V	0° to 125°C
SC1165CSW.TR	SO-24	Adjustable	0° to 125°C

#### Note:

(1) Only available in tape and reel packaging. A reel contains 1000 devices.

## Pin Descriptions


Pin #	Pin Name	Pin Function			
1	AGND	Small Signal Analog and Digital Ground			
2	GATE1	Gate Drive Output LDO1			
3	LDOS1	Sense Input for LDO1			
4	LSOS2	Sense Input for LDO2			
5	VCC	Input Voltage			
6	OVP	High signal out if V <sub>o</sub> > setpoint +20%			
7	PWRGOOD <sup>(1)</sup>	Open collector logic output, high if V <sub>o</sub> within 10% of setpoint			
8	CS-	Current Sense Input (negative)			
9	CS+	Current Sense Input (positive)			
10	PGNDH	Power Ground for High Side Switch			
11	DH	High Side Driver Output			
12	PGNDL	Power Ground for Low Side Swtch			
13	DL	Low side Driver Output			
14	BSTL	Supply for Low Side Driver			
15	BSTH	Supply for High Side Driver			
16	EN <sup>(1)</sup>	Logic low shuts down the converter. High or open for normal operation.			
17	VOSENSE	Top end of internal feedback chain			
18	VID4 (1)	Programming Input (MSB)			
19	VID3 (1)	Programming Input			
20	VID2 (1)	Programming Input			
21	VID1 (1)	Programming Input			
22	VID0 (1)	Programming Input (LSB)			
23	LDOV	+12V for LDO section			
24	GATE2	Gate Drive Output LDO2			

#### Note:

(1) All logic level inputs and outputs are open collector TTL compatible.



## **Block Diagram**



## Setting LDO Output Voltage.

For the SC1165, LDO Output voltages must be set by selecting appropriate resistor values. These values may be determined from the eqution below, or from the table at right.

$$V_{\text{OUT}} = \frac{1.265 \cdot (R_{\text{A}} + R_{\text{B}})}{R_{\text{B}}} + (I_{\text{FB}} \cdot R_{\text{A}})$$

where:

 $I_{FB} = Feedback pin bias current$ 

 $R_A = Top feedback resistor$ 

 $R_B = Bottom feedback resistor$ 

See layout diagram for clarification

 $\boldsymbol{R}_{A}$  must be low enough so that the  $(\boldsymbol{I}_{FB} \cdot \boldsymbol{R}_{A})$  term

does not cause significant error

	R <sub>B</sub>	R <sub>A</sub>
V <sub>OUT</sub> LDO1 (LDO2)		
3.45V	105Ω	182Ω
3.30V	105Ω	169Ω
3.10V	102Ω	147Ω
2.90V	100Ω	130Ω
2.80V	100Ω	121Ω
2.50V	100Ω	97.6Ω
1.50V	100Ω	18.7Ω



## Output Voltage Table

Unless specified:  $4.75\text{V} < \text{VCC} < 5.25\text{V}; \text{ GND} = \text{PGND} = 0\text{V}; \text{ VOSENSE} = \text{V}_{\text{O}}; \text{ 0mV} < (\text{CS+-CS-}) < 60\text{mV}; \text{ T}_{\text{A}} = 25^{\circ}\text{C}$ 

Parameter	Conditions	<b>Vid</b> 43210	Min	Тур	Max	Units
Output Voltage	I <sub>o</sub> = 2A in Application circuit	01111	1.274	1.300	1.326	V
		01110	1.323	1.350	1.377	
		01101	1.372	1.400	1.428	
		01100	1.421	1.450	1.479	
		01011	1.470	1.500	1.530	
		01010	1.527	1.550	1.573	
		01001	1.576	1.600	1.624	
		01000	1.625	1.650	1.675	
		00111	1.675	1.700	1.726	
		00110	1.724	1.750	1.776	
		00101	1.773	1.800	1.827	
		00100	1.822	1.850	1.878	
		00011	1.871	1.900	1.929	
		00010	1.921	1.950	1.979	
		00001	1.970	2.000	2.030	
		00000	2.019	2.050	2.081	
		11111	1.940	2.000	2.060	
		11110	2.058	2.100	2.142	
		11101	2.156	2.200	2.244	
		11100	2.254	2.300	2.346	
		11011	2.352	2.400	2.448	
		11010	2.450	2.500	2.550	
		11001	2.548	2.600	2.652	
		11000	2.646	2.700	2.754	
		10111	2.744	2.800	2.856	
		10110	2.842	2.900	2.958	
		10101	2.940	3.000	3.060	
		10100	3.038	3.100	3.162	
		10011	3.136	3.200	3.264	
		10010	3.234	3.300	3.366	
		10001	3.332	3.400	3.468	
		10000	3.430	3.500	3.570	




#### Layout Guidelines

Careful attention to layout requirements are necessary for successful implementation of the SC1164/5 PWM controller. High currents switching at 200kHz are present in the application and their effect on ground plane voltage differentials must be understood and minimized.

- 1). The high power parts of the circuit should be laid out first. A ground plane should be used, the number and position of ground plane interruptions should be such as to not unnecessarily compromise ground plane integrity. Isolated or semi-isolated areas of the ground plane may be deliberately introduced to constrain ground currents to particular areas, for example the input capacitor and bottom FET ground.
- 2). The loop formed by the Input Capacitor(s) (Cin), the Top FET (Q1) and the Bottom FET (Q2) must be kept as small as possible. This loop contains all the high current, fast

transition switching. Connections should be as wide and as short as possible to minimize loop inductance. Minimizing this loop area will a) reduce EMI, b) lower ground injection currents, resulting in electrically "cleaner" grounds for the rest of the system and c) minimize source ringing, resulting in more reliable gate switching signals.


3). The connection between the junction of Q1, Q2 and the output inductor should be a wide trace or copper region. It should be as short as practical. Since this connection has fast voltage transitions, keeping this connection short will minimize EMI. The connection between the output inductor and the sense resistor should be a wide trace or copper area, there are no fast voltage or current transitions in this connection and length is not so important, however adding unnecessary impedance will reduce efficiency.





## **Layout Guidelines**

- 4) The Output Capacitor(s) (Cout) should be located as close to the load as possible, fast transient load currents are supplied by Cout only, and connections between Cout and the load must be short, wide copper areas to minimize inductance and resistance.
- 5) The SC1164/5 is best placed over a quiet ground plane area, avoid pulse currents in the Cin, Q1, Q2 loop flowing in this area. PGNDH and PGNDL should be returned to the ground plane close to the package. The AGND pin should be connected to the ground side of (one of) the output capacitor(s). If this is not possible, the AGND pin may be connected to the ground path between the Output Capacitor(s) and the Cin, Q1, Q2 loop. Under no circumstances should AGND be returned to a ground inside the Cin, Q1, Q2 loop.
- supply through a  $10\Omega$  resistor, the Vcc pin should be decoupled directly to AGND by a  $0.1\mu F$  ceramic capacitor, trace lengths should be as short as possible.
- 7) The Current Sense resistor and the divider across it should form as small a loop as possible, the traces running back to CS+ and CS- on the SC1164/5 should run parallel and close to each other. The  $0.1\mu F$  capacitor should be mounted as close to the CS+ and CS- pins as possible.
- 8) Ideally, the grounds for the two LDO sections should be returned to the ground side of (one of) the output capacitor(s).
- 6) Vcc for the SC1164/5 should be supplied from the 5V





#### Layout Guidelines

## COMPONENT SELECTION SWITCHING SECTION

OUTPUT CAPACITORS - Selection begins with the most critical component. Because of fast transient load current requirements in modern microprocessor core supplies, the output capacitors must supply all transient load current requirements until the current in the output inductor ramps up to the new level. Output capacitor ESR is therefore one of the most important criteria. The maximum ESR can be simply calculated from:

$$R_{\text{ESR}} \leq \frac{V_t}{I_{\star}}$$

Where

V<sub>t</sub> = Maximum transient voltage excursion

I<sub>t</sub> = Transient current step

For example, to meet a 100mV transient limit with a 10A load step, the output capacitor ESR must be less than  $10\text{m}\Omega$ . To meet this kind of ESR level, there are three available capacitor technologies.

	Each Cap.		Otv	Total		
Technology	C (μF)	ESR $(m\Omega)$	Qty. Rqd.	C (μF)	ESR $(m\Omega)$	
Low ESR Tantalum	330	60	6	2000	10	
OS-CON	330	25	3	990	8.3	
Low ESR Aluminum	1500	44	5	7500	8.3	

The choice of which to use is simply a cost/performance issue, with Low ESR Aluminum being the cheapest, but taking up the most space.

INDUCTOR - Having decided on a suitable type and value of output capacitor, the maximum allowable value of inductor can be calculated. Too large an inductor will produce a slow current ramp rate and will cause the output capacitor to supply more of the transient load current for longer - leading to an output voltage sag below the ESR excursion calculated above.

The maximum inductor value may be calculated from:

$$L \le \frac{R_{ESR} C}{I_t} \cdot V_A$$
where  $V_A$  is the lesser of  $V_O$  or  $(V_{IN} - V_O)$ 

The calculated maximum inductor value assumes 100% and 0% duty cycle, so some allowance must be made. Choosing an inductor value of 50 to 75% of the calculated maximum will guarantee that the inductor current will ramp fast enough to reduce the voltage dropped across the ESR at a faster rate than the capacitor sags, hence ensuring a good recovery from transient with no additional excursions.

We must also be concerned with ripple current in the output inductor and a general rule of thumb has been to allow 10% of maximum output current as ripple current. Note that most of the output voltage ripple is produced by the inductor ripple current flowing in the output capacitor ESR. Ripple current can be calculated from:

$$I_{L_{RIPPLE}} = \frac{V_{IN}}{4 \cdot L \cdot f_{OSC}}$$

Ripple current allowance will define the minimum permitted inductor value.

POWER FETS - The FETs are chosen based on several criteria with probably the most important being power dissipation and power handling capability.

TOP FET - The power dissipation in the top FET is a combination of conduction losses, switching losses and bottom FET body diode recovery losses.

a) Conduction losses are simply calculated as:

$$P_{\text{COND}} = I_{\text{O}}^2 \cdot R_{\text{DS(on)}} \cdot \delta$$

where

$$\delta$$
 = duty cycle  $\approx \frac{V_O}{V_{IN}}$ 

b) Switching losses can be estimated by assuming a switching time, if we assume 100ns then:

$$P_{\text{SW}} = I_{\text{O}} \cdot V_{\text{IN}} \cdot 10^{-2}$$

or more generally,

$$P_{SW} = \frac{I_{O} \cdot V_{IN} \cdot (t_{r} + t_{f}) \cdot f_{OSC}}{4}$$

c) Body diode recovery losses are more difficult to estimate, but to a first approximation, it is reasonable to assume that the stored charge on the bottom FET body diode will be moved through the top FET as it starts to turn on. The resulting power dissipation in the top FET will be:

$$P_{RR} = Q_{RR} \cdot V_{IN} \cdot f_{OSC}$$

To a first order approximation, it is convenient to only con-



#### Layout Guidelines

sider conduction losses to determine FET suitability. For a 5V in; 2.8V out at 14.2A requirement, typical FET losses would be: Using 1.5X Room temp  $R_{\rm DS(ON)}$  to allow for temperature rise.

FET type	$R_{DS(on)}$ (m $\Omega$ )	P <sub>D</sub> (W)	Package
IRL34025	15	1.69	D <sup>2</sup> Pak
IRL2203	10.5	1.19	D <sup>2</sup> Pak
Si4410	20	2.26	S0-8

BOTTOM FET - Bottom FET losses are almost entirely due to conduction. The body diode is forced into conduction at the beginning and end of the bottom switch conduction period, so when the FET turns on and off, there is very little voltage across it, resulting in low switching losses. Conduction losses for the FET can be determined by:

$$P_{\text{COND}} = I_{\text{O}}^2 \cdot R_{\text{DS(on)}} \cdot (1 \! - \! \delta)$$

For the example above:

FET type	$R_{DS(on)}$ (m $\Omega$ )	P <sub>D</sub> (W)	Package
IRL34025	15	1.33	D <sup>2</sup> Pak
IRL2203	10.5	0.93	D <sup>2</sup> Pak
Si4410	20	1.77	S0-8

Each of the package types has a characteristic thermal impedance, for the TO-220 package, thermal impedance is mostly determined by the heatsink used. For the surface mount packages on double sided FR4, 2 oz printed circuit board material, thermal impedances of 40°C/W for the D²PAK and 80°C/W for the SO-8 are readily achievable. The corresponding temperature rise is detailed below:

	Temperature rise (°C)				
FET type	Top FET	Bottom FET			
IRL34025	67.6	53.2			
IRL2203	47.6	37.2			
Si4410	180.8	141.6			


It is apparent that single SO-8 Si4410 are not adequate for this application, but by using parallel pairs in each


position, power dissipation will be approximately halved and temperature rise reduced by a factor of 4.


INPUT CAPACITORS - since the RMS ripple current in the input capacitors may be as high as 50% of the output current, suitable capacitors must be chosen accordingly. Also, during fast load transients, there may be restrictions on input di/dt. These restrictions require useable energy storage within the converter circuitry, either as extra output capacitance or, more usually, additional input capacitors. Choosing low ESR input capacitors will help maximize ripple rating for a given size.





## **Typical Characteristics**

















## Typical Application Circuit






## Materials List

Item	Qty.	Ref	Value	Notes
1	4	C1, C4, C5, C10	0.1uF	
2	6	C2, C3, C6, C7, C8, C9	1500uF	Sanyo MV-GX or equiv. Low ESR
3	6	C11, C12, C14, C15, C16, C17	330uF	
4	1	C26	4.7uF	
5	1	L1	1.9uH	6 Turns 16AWG on MICROMETALS T50-52D core
6	2	Q1, Q3	IRLR3103N	
7	2	Q5, Q6	IRLR024N	
8	1	R1	10	
9	1	R3	EMPTY	
10	1	R4	1.00k	
11	1	R5	2.32k	
12	2	R6, R9	2R2	
13	1	R8	5mOhm	IRC OAR-1 Series
14	1	R11	0	
15	1	S1	SW DIP-6	
16	1	U4	SC1164CS	



## **Outline Drawing**



## **Contact Information**

Semtech Corporation
Power Management Products Division
652 Mitchell Rd., Newbury Park, CA 91320
Phone: (805)498-2111 FAX (805)498-3804