

Contents

Features	1
Pin Assignment	1
Pin Functions.....	1
Block Diagram	2
Instruction Set	2
Absolute Maximum Ratings	2
Recommended Operating Conditions	3
Pin Capacitance	3
Endurance	3
DC Electrical Characteristics	4
AC Electrical Characteristics	5
Operation.....	6
Receiving a Start-Bit.....	9
Three-wire Interface (DI-DO direct connection)	9
Connecting to the CPU with Serial Port	10
Memory Protection	10
Dimensions (Unit : mm)	11
Ordering Information	12
Characteristics.....	13

The S-29X91A Series is high speed, low power 1K/2K/4K-bit serial E²PROM with a wide operating voltage range. They are organized as 64-word x 16-bit, 128-word x 16-bit and 256-word x 16-bit, respectively. Each is capable of sequential read, where addresses are automatically incremented in 16-bit blocks.


The S-29X91A Series is capable of protecting the memory, 50% of which can be protected starting from address 00.

Interface is structured so that this IC can be directly connected to the CPU with serial ports. 8-bit instructions make it easy to prepare your own software.

■ Features

- Low power consumption
 - Standby : 1.0 μ A Max. (V_{CC} =6.5 V)
 - Operating : 0.8 mA Max. (V_{CC} =5.5 V)
 - : 0.4 mA Max. (V_{CC} =2.5 V)
- Low operating voltage range
 - Write : 2.5 to 6.5 V
 - Read : 1.8 to 6.5 V
- Sequential read capable
- Memory Protection
- Can be easily connected to the serial port
- CS Active "H"
- Endurance : 10^5 cycles/word
- Data retention : 10 years
- S-29191A : 1K bits
- S-29291A : 2K bits
- S-29391A : 4K bits

■ Pin Assignment



* • differs depending on the package type :
 A : A type, (blank) : B type
 See ■ Dimensions.


Figure 1

■ Pin Functions

Table 1

Name	Pin Number		Function
	SOP2	SSOP	
CS	1	3	Chip select input
SK	2	4	Serial clock input
DI	3	5	Serial data input
DO	4	6	Serial data output
GND	5	7	Ground
PROTECT	6	8	Memory Protection Control Input Connected to GND or Open : Protection Valid Connected to V _{CC} : Protection Invalid
NC	7	1	No Connection
V _{CC}	8	2	Power supply

■ Block Diagram



* 50% of the memory can be protected starting from address 00

Figure 2

■ Instruction Set

Table 2

Instruction	Start Bit	Ope code	Address			Data
			S-29191A	S-29291A	S-29391A	
READ (Read data)	1	1000xxx	xxA ₅ to A ₀	XA ₆ to A ₀	A ₇ to A ₀	D ₁₅ to D ₀ Output*
PROGRAM (Program data)	1	x100xxx	xxA ₅ to A ₀	XA ₆ to A ₀	A ₇ to A ₀	D ₁₅ to D ₀ Input
WRITE (Write all)	1	0001xxx	xxxxxxxx	xxxxxxxx	xxxxxxxx	D ₁₅ to D ₀ Input
ERASE (Erase all)	1	0010xxx	xxxxxxxx	xxxxxxxx	xxxxxxxx	—
PEN (Program enable)	1	0011xxx	xxxxxxxx	xxxxxxxx	xxxxxxxx	—
PDS (Program disable)	1	0000xxx	xxxxxxxx	xxxxxxxx	xxxxxxxx	—

x : Doesn't matter.

* : When 16-bit data of the specified address is output, the data of the next address is output.

■ Absolute Maximum Ratings

Table 3

Parameter	Symbol	Ratings	Unit
Power supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	V _{IN}	-0.3 to V _{CC} +0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC}	V
Storage temperature under bias	T _{bias}	-50 to +95	°C
Storage temperature	T _{stg}	-65 to +150	°C

■ **Recommended Operating Conditions**

Table 4

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power supply voltage	V_{CC}	Read Operation Write Enable/Disable	1.8	—	6.5	V
		Write Operation	2.5	—	6.5	V
High level input voltage	V_{IH}	$V_{CC}=5.5$ to 6.5 V	$0.8 \times V_{CC}$	—	V_{CC}	V
		$V_{CC}=4.5$ to 5.5 V	2.0	—	V_{CC}	V
		$V_{CC}=2.7$ to 4.5 V	$0.8 \times V_{CC}$	—	V_{CC}	V
		$V_{CC}=1.8$ to 2.7 V	$0.8 \times V_{CC}$	—	V_{CC}	V
Low level input voltage	V_{IL}	$V_{CC}=5.5$ to 6.5 V	0.0	—	$0.2 \times V_{CC}$	V
		$V_{CC}=4.5$ to 5.5 V	0.0	—	0.8	V
		$V_{CC}=2.7$ to 4.5 V	0.0	—	$0.2 \times V_{CC}$	V
		$V_{CC}=1.8$ to 2.7 V	0.0	—	$0.15 \times V_{CC}$	V
Operating temperature	T_{opr}		-40	—	+85	°C

■ **Pin Capacitance**

Table 5

($T_a=25^\circ\text{C}$, $f=1.0$ MHz, $V_{CC}=5$ V)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input Capacitance	C_{IN}	$V_{IN}=0$ V	—	—	8	pF
Output Capacitance	C_{OUT}	$V_{OUT}=0$ V	—	—	10	pF

■ **Endurance**

Table 6

Parameter	Symbol	Min.	Typ.	Max.	Unit
Endurance	N_W	10^5	—	—	cycles/word

■ **DC Electrical Characteristics**

Table 7

Parameter	Smbol	Conditions	V _{CC} =5.5 V to 6.5 V			V _{CC} =4.5 V to 5.5 V			V _{CC} =2.5 to 4.5 V			V _{CC} =1.8 to 2.5 V			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Current consumption (READ)	I _{CC1}	DO unloaded	—	—	1.0	—	—	0.8	—	—	0.6	—	—	0.4	mA
Current consumption (PROGRAM)	I _{CC2}	DO unloaded	—	—	2.5	—	—	2.0	—	—	1.5	—	—	—	mA

Table 8

Parameter	Smbol	Conditions	V _{CC} =4.5 V to 6.5 V			V _{CC} =2.5 to 4.5 V			V _{CC} =1.8 to 2.5 V			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Standby current consumption	I _{SB}	CS=GND DO=Open Other input: Connected to V _{CC} or GND	—	—	1.0	—	—	0.6	—	—	0.4	μA
Input leakage current	I _{LI}	V _{IN} =GND to V _{CC}	—	0.1	1.0	—	0.1	1.0	—	0.1	1.0	μA
Output leakage current	I _{LO}	V _{OUT} =GND to V _{CC}	—	0.1	1.0	—	0.1	1.0	—	0.1	1.0	μA
Low level output voltage	V _{OL}	I _{OL} =2.1mA	—	—	0.45	—	—	—	—	—	—	V
		I _{OL} =100 μA	—	—	0.1	—	—	0.1	—	—	0.1	V
High level output voltage	V _{OH}	I _{OH} =-400 μA	2.4	—	—	—	—	—	—	—	—	V
		I _{OH} =-100 μA	V _{CC} -0.7	—	—	V _{CC} -0.7	—	—	—	—	—	V
		I _{OH} =-10 μA	V _{CC} -0.7	—	—	V _{CC} -0.7	—	—	V _{CC} -0.3	—	—	V
Write enable latch data hold voltage	V _{DH}	Only when write disable mode	1.5	—	—	1.5	—	—	1.5	—	—	V
Pull-down current	I _{PD}	PROTECT terminal=V _{CC}	15	—	100	3	—	50	1	—	10	μA


■ AC Electrical Characteristics

Table 9 Measuring conditions

Input pulse voltage	$0.1 \times V_{CC}$ to $0.9 \times V_{CC}$
Output reference voltage	$0.5 \times V_{CC}$
Output load	100pF

Table 10

Parameter	Smb1	$V_{CC}=4.5$ to $6.5V$			$V_{CC}=2.5$ to $4.5 V$			$V_{CC}=1.8$ to $2.5V$			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
CS setup time	t_{CSS}	0.2	—	—	0.4	—	—	1.0	—	—	μs
CS hold time	t_{CSH}	0.2	—	—	0.4	—	—	1.0	—	—	μs
CS deselect time	t_{CDS}	0.2	—	—	0.2	—	—	0.4	—	—	μs
Data setup time	t_{DS}	0.2	—	—	0.4	—	—	0.8	—	—	μs
Data hold time	t_{DH}	0.2	—	—	0.4	—	—	0.8	—	—	μs
Output delay time	t_{PD}	—	—	0.4	—	—	1.0	—	—	2.0	μs
Clock frequency	f_{SK}	0	—	2.0	0	—	0.5	—	—	0.25	MHz
Clock pulse width	t_{SKH} t_{SKL}	0.25	—	—	1.0	—	—	2.0	—	—	μs
Output disable time	t_{HZ1} t_{HZ2}	0	—	0.15	0	—	0.5	0	—	1.0	μs
Output enable time	t_{SV}	0	—	0.15	0	—	0.5	0	—	1.0	μs
Programming time	t_{PR}	—	4.0	10.0	—	4.0	10.0	—	—	—	ms



Input data is retrieved on the rising edge of \overline{SK} .
Output data is triggered on the falling edge of \overline{SK} .

Figure 3 Timing Chart




Figure 4 Timing Chart for t_{CSS} and t_{CSH} when \overline{SK} is "H"

■ Operation

Instructions (in the order of start-bit, instruction, address, and data) are latched to DI in synchronization with the rising edge of \overline{SK} after CS goes high. A start-bit can only be recognized when the high of DI is latched at the rising edge of \overline{SK} after changing CS to high, it is impossible for it to be recognized as long as DI is low, even if there are \overline{SK} pulses after CS goes high. Instruction finishes when CS goes low, where it must be low between commands during t_{CDS} .

All input, including DI and \overline{SK} signals, is ignored while CS is low, which is stand-by mode. The start bit + instruction, address, and data are 8-bit instructions. This makes it easy to prepare your own software using a serial interface incorporated into the CPU.

1. READ

The READ instruction reads data from a specified address. After A0 is latched at the rising edge of \overline{SK} , 16-bit data is continuously output in synchronization with the falling edge of \overline{SK} .

When all of the data (D_{15} to D_0) in the specified address has been read, the data in the next address can be read with the input of another \overline{SK} clock. Thus, the data over whole area of the memory can be read by continuously inputting \overline{SK} clocks as long as CS is high.

The last address ($A_n \cdots A_1 A_0 = 1 \cdots 11$) rolls over to the top address ($A_n \cdots A_1 A_0 = 0 \cdots 00$).




Figure 5 Read Timing (S-29391A)

2. Write (PROGRAM, WRAL, ERAL)

The write instructions (PROGRAM, WRAL, ERAL) automatically begins writing to the non-volatile memory when CS goes low at the completion of the specified clock input.

The write operation is completed in 10 ms (t_{PR} Max.), and the typical write period is less than 5 ms. In the S-29X94A Series, it is easy to VERIFY the completion of the write operation in order to minimize the write cycle by setting CS to high and checking the DO pin, which is low during the write operation and high after its completion. This VERIFY procedure can be executed over and over again.

There are two methods to detect a change in the DO output. One is to detect a change from low to high setting CS to high, and the other is to detect a change from low to high as a result of repetitious operations of returning the CS to low after setting CS to high and checking the DO output.


Because all \overline{SK} and DI inputs are ignored during the write operation, any input of instruction will also be disregarded. When DO outputs high after completion of the write operation or if it is in the high-impedance state (Hi-Z), the input of instructions is available. Even if the DO pin remains high, it will enter the high-impedance state upon the recognition of a high of DI (start-bit) attached to the rising edge of an \overline{SK} pulse.

DI input should be low during the VERIFY procedure.

2.1 PROGRAM

This instruction writes 16-bit data to a specified address.

After changing CS to high, input a start-bit, op-code (PROGRAM), address, and 16-bit data. If there is a data overflow of more than 16 bits, only the last 16-bits of the data is considered valid. Changing CS to low will start the PROGRAM operation. It is not necessary to make the data "1" before initiating the PROGRAM operation.



* On the S-29191A, A₇ and A₆ are optional.
On the S-29291A, A₇ is optional.

Figure 6 WRITE Timing (S-29391A)

2.2 Write all (WRAL)

This instruction writes the same 16-bit data into every address. After changing CS to high, input a start-bit, op-code (WRAL), address(optional), and 16-bit data. If there is a data overflow of more than 16 bits, the write data is shifted for every clock in succession and only the last 16-bit data is valid. Changing CS to low starts the WRAL operation. It is not necessary to make the data "1" before initiating the WRAL operation.




Figure 7 WRAL Timing

2.3 Erase all (ERAL)

This instruction erases the data in every address. All data changes to "1." After changing CS to high, input a start-bit, op-code (ERAL), and address (optional). It is not necessary to input data. Changing CS to low starts the ERAL operation.




Figure 8 ERAL Timing

3. Write enable (PEN) and Write disable (PDS)

The PEN instruction puts the S-29X94A Series into write enable mode, which accepts PROGRAM, WRAL, and ERAL instruction. The PDS instruction puts the S-29X94A Series into write disable mode, which refuses PROGRAM, WRAL, and ERAL instruction. The S-29X94A Series powers on in write disable mode, which protects data against unexpected, erroneous write operations caused by noise and/or CPU malfunctions. It should be kept in write disable mode except when performing write operations.




Figure 9 PEN/PDS Timing

■ Receiving a Start-Bit

A start-bit can be recognized by latching the high level of DI at the rising edge of \overline{SK} after changing CS to high (Start-Bit Recognition). The write operation begins by inputting the write instruction and setting CS to low. The DO pin then outputs low during the write operation and high at its completion by setting CS to high (Verify Operation). Therefore, only after a write operation, in order to accept the next command by having CS go high, the DO pin is switched from a state of high-impedence to a state of data output; but if it recognizes a start-bit, the DO pin returns to a state of high-impedence (see Figure 3).

Make sure that data output from the CPU does not interfere with the data output from the serial memory IC when you configure a 3-wire interface by connecting DI input pin and DO output pin. Such interference may cause a start-bit fetch problem.

■ Three-Wire Interface (DI-DO direct connection)

Although the normal configuration of a serial interface is a 4-wire interface to CS, \overline{SK} , DI, and DO, a 3-wire interface is also a possibility by connecting DI and DO. However, since there is a possibility that the DO output from the serial memory IC will interfere with the data output from the CPU with a 3-wire interface, install a resistor between DI and DO in order to give preference to data output from the CPU to DI (See Figure 10).




Figure 10 3-wire interface

■ Connecting to the CPU with Serial Port




Figure 11 Connectin Example




Figure 12 Serial Shift Timing

■ Memory Protection

The S-29X91A Series is capable of protecting the memory. So, the contents of the memory will not be miswritten due to error run or malfunction of the CPU. When the PROTECT terminal is connected to GND or OPEN, write to Bank 1 in the memory array is prohibited (50% of the memory can be protected starting from address 00). Because the pull-down resistance is connected to the PROTECT terminal internally, the memory can be automatically protected when the PROTECT terminal is OPEN. When the protection is valid, the data in the memory of Bank 1 will not be rewritten. However, because the write control circuit inside the IC functions, the next instruction cannot be executed during the time period of writing (t_{PR}). While write instruction is being input and write is being executed, always connect the PROTECT terminal to "H," "L" or OPEN, and leave the input signal unchanged (see Figure 13).




Figure 13 PROTECT Terminal Input Signal Timing


■ Dimensions (Unit : mm)

1. 8-pin DIP

There are two types of packages : A or B.

A type


S-29191ADPA
S-29291ADPA
S-29391ADPA



Marking

B type

S-29191ADP
S-29291ADP
S-29391ADP



Marking

Figure 14

2. 8-pin SOP

There are two types of packages : A or B.





Figure 15


■ Ordering Information




■ Characteristics

1. DC Characteristics


1.1 Current consumption (READ) I_{CC1} - Ambient temperature T_a




1.2 Current consumption (READ) I_{CC1} - Ambient temperature T_a




1.3 Current consumption (READ) I_{CC1} - Ambient temperature T_a




1.4 Current consumption (READ) I_{CC1} - Power supply voltage V_{CC}




1.5 Current consumption (READ) I_{CC1} - Power supply voltage V_{CC}




1.6 Current consumption (READ) I_{CC1} - Clock frequency f_{SK}




1.7 Current consumption (PROGRAM) I_{CC2} - Ambient temperature T_a




1.8 Current consumption (PROGRAM) I_{CC2} - Ambient temperature T_a




1.9 Current consumption (PROGRAM) I_{CC2} -
Power supply voltage V_{CC}




1.10 Standby current consumption I_{SB} -
Ambient temperature T_a




1.11 Pull-Down current I_{PD} -
Power supply voltage V_{CC}




1.12 Input leakage current I_{LI} -
Ambient temperature T_a




1.13 Input leakage current I_{LI} -
Ambient temperature T_a




1.14 Output leakage current I_{LO} -
Ambient temperature T_a




1.15 Output leakage current I_{LO} -
Ambient temperature T_a




1.16 High level output voltage V_{OH} -
Ambient temperature T_a




1.17 High level output voltage V_{OH} - Ambient temperature T_a




1.18 High level output voltage V_{OH} - Ambient temperature T_a




1.19 Low level output voltage V_{OL} - Ambient temperature T_a




1.20 Low level output voltage V_{OL} - Ambient temperature T_a




1.21 High level output current I_{OH} - Ambient temperature T_a




1.22 High level output current I_{OH} - Ambient temperature T_a




1.23 High level output current I_{OH} - Ambient temperature T_a




1.24 Low level output current I_{OL} - Ambient temperature T_a




1.25 Low level output current I_{OL} - Ambient temperature T_a



1.26 Input inversion voltage V_{INV} - Power supply voltage V_{CC}




1.27 Input inversion voltage V_{INV} - Ambient temperature T_a




2. AC Characteristics


2.1 Maximum operating frequency f_{\max} -
Power supply voltage V_{CC}




2.2 Program time t_{PR} -
Power supply voltage V_{CC}




2.3 Program time t_{PR} -
Ambient temperature T_a




2.4 Program time t_{PR} -
Ambient temperature T_a



2.5 Data output delay time t_{PD} -
Ambient temperature T_a



2.6 Data output delay time t_{PD} -
Ambient temperature T_a



2.7 Data output delay time t_{PD} -
Ambient temperature T_a

