



Wireless Components

10-pin Single PLLPMB 2341 Version 1.0Specification June 1999

CONFIDENTIAL Revision History: Current Version: 06.99					
Previous Vers	ion:Data Sheet				
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)			

ABM®, AOP®, ARCOFI®, BA, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®, SICOFI®-2, SICOFI®-4, SICOFI®-4µC, SLICOFI® are registered trademarks of Infineon Technologies AG.

ACE™, ASM™, ASP™, POTSWIRE™, QuadFALC™, SCOUT™ are trademarks of Infineon Technologies AG.

Edition 03.99

Published by Infineon Technologies AG i. Gr.,

SC, Balanstraße 73,

81541 München

© Infineon Technologies AG i. Gr. 16.06.99.

All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that lifesupport device or system, or to affect its safety or effectiveness of that device or system.
- 1. 2Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.




Confidential

Productinfo

General Description

The PMB 2341 is a monolithic, low power, high performance phase-locked-loop (PLL) frequency synthesizer. It is primarily designed to be used for very stable low noise LO signals in mobile communication systems such as GSM, PCN (GSM 1800), PCS and PDC. The wide range of divider rations also allows application in modern analog systems.

Package



Features

- B6HFC BiCMOS technology
- 2.7 to 4.5 V operation
- Low operating power consumption
- Programmable power down modes
- High input sensitivity and high input frequencies up to 2.5 GHz
- Reference frequencies up to 100 MHz.
- Programmable dual modulus prescaler divide ratio (1:64/65 or 1:32/33).
- Dividing ratios: A, N, R counter: 0 to 63, 3 to 4095, 3 to 4095, respectively
- Fast phase detector with switchable

polarity

- charge pump output with programmable current and without dead zone
- Fast serial 3-wire bus interface with low threshold voltage Schmitt-Trigger inputs
- One multi-functional port
- Very small Mini-TSSOP-10 Package

Ordering Information

Туре	Ordering Code	Package
PMB 2341		Mini-TSSOP-10

1 Table of Contents

1	Table of Contents	I-1
2	Product Description	2-1
2.1	Overview	2-2
2.2	Features	2-2
2.3	Package outline	2-2
3	Functional Description	3-1
3.1	Pin Configuration	3-2
3.2	Pin Definition and Functions	3-2
3.3	Block diagram	3-3
3.4	Functional Blocks	3-4
3.4.1	General information	3-4
3.4.2	PLL	3-4
3.4.3	Stand-by / power down conditions	3-6
4	Applications	1-1
4.1	Programing	1-2
4.2	Register, Data format	1-3
4.3	Special programming sequences	1-7
5	Reference	5-1
5.1	Absolute Maximum Range	5-2
5.2	Operational Range	5-2
5.3	Typical Power-On Time	5-3
5.4	Typical Supply current	5-3
5.5	AC/DC Characteristics	5-4
5.6	Serial Control Data Format Timing	5-5
5.7	RF Input Sensitivity	5-6

Product Description



2.1 Overview

The PMB 2341 is a monolithic, low power, high performance phase-locked-loop (PLL) frequency synthesizer. It is primarily designed to be used for very stable low noise LO signals in mobile communication systems such as GSM, PCN (GSM 1800), PCS and PDC. The wide range of divider rations also allows application in modern analog systems.

2.2 Features

- B6HFC BiCMOS technology
- 2.7 to 4.5 V operation
- Low operating power consumption
- Programmable power down modes
- High input sensitivity and high input frequencies up to 2.5 GHz
- Reference frequencies up to 100 MHz.
- Programmable dual modulus prescaler divide ratio (1:64/65 or 1:32/33).
- Dividing ratios: A, N, R counter: 0 to 63, 3 to 4095, 3 to 4095, respectively
- Fast phase detector with switchable polarity
- charge pump output with programmable current and without dead zone
- Fast serial 3-wire bus interface with low threshold voltage Schmitt-Trigger inputs
- One multi-functional port
- Very small Mini-TSSOP-10 Package

2.3 Package outline




Figure 2-1 Mini-TSSOP-10


Wireless Components 2 - 2 Specification, June 1999

Functional Description

Cont	Contents of this Chapter				
3.1	Pin Configuration				
3.2	Pin Definition and Functions				
3.3	Block diagram				
	Functional Blocks				
	General information				
3.4.2	PLL				
3.4.3	Stand-by / power down conditions				



3.1 Pin Configuration



Pin_config.wmf

Figure 3-1 IC Pin Configuration


3.2 Pin Definition and Functions

Pin No.	Symbol	Function
1	VDD	Digital CMOS supply voltage. Note: VDD and VCC must be equal!
2	CP	PLL charge pump output
3	GND	Analog / bipolar ground, Charge pump ground and Digital CMOS ground (VSS) Used for bipolar prescaler, charge pump and Digital CMOS
4	LO	RF frequency input AC coupling is required.
5	VCC	Analog / bipolar supply and Charge pump supply Used for bipolar prescaler, input buffer and chargepump Note: VDD and VCC must be equal!
6	MFO	Multi-functional output (Open-drain)
7	CLK	3-Wire bus input: Clock Clock input of the serial control interface with CMOS Schmitt-Trigger input stage
8	DA	3-Wire bus input: Data Data input of the serial control interface withCMOS Schmitt-Trigger input stage.The serial data are read into the addressed internal shift register with the positive edge of CLK
9	EN	3-Wire bus input: Enable Enable input of serial control interface with CMOS Schmitt-Trigger input stage. When EN=H the input signals CLK and DA are disabled. When EN=L the serial control interface is enabled. The received data bits are transmitted into the addressed registers with the positive edge of EN
10	RI	Reference frequency input Input with highly sensitive preamplifier. With small input signals AC coupling must be set up, whereas DC coupling can be used for large input signals

Wireless Components 3 - 2 Specification, June 1999



3.3 Block diagram



Block_diag.wmf

Figure 3-2 Main block diagram



3.4 Functional Blocks

3.4.1 General information

The PMB2341 consists of a dual band single PLL. The device is designed to work in mobile communication systems and can handle VCO input frequencies up to 2.5 GHz.

3.4.2 PLL

The PLL in the PMB 2341 consists of a high frequency bipolar configurable 32/33 or 64/65 dual modulus prescaler, an A- and a N-counter with dual modulus control logic, a reference- (R-) counter, and a phase detector with charge pump output with programmable output current drive capability. The counter and mode settings of the synthesizer are programmed via a serial 3-wire interface.

The reference frequency is applied at the RI-input and divided by the PLL's R-counter. Its maximum value is specified to be 100 MHz. The VCO's RF input signal is divided by the bipolar prescaler with a programmable 32/33 or 64/65 divider ratio and the following programmable A/N-counters. For a wide range of divider ratios, both N and R counter can be programmed from 3 to 4095 .

The phase and frequency detectors with the charge pumps have a linear operating range without dead zone for very small phase deviations.

The operating modes allow the selection of 4 different charge pump output currents, polarity setting of the phase detector, 2 standby modes and the conrol of the multifunctional output port MFO.

Wireless Components 3 - 4 Specification, June 1999

Confidential




Figure 3-3 Frequency detector output waveforms

Frequency setting / divider ratio calculation:

The frequency of an external VCO controlled by the PMB 2341 is given below:

 $\mathbf{f}_{\text{VCO}} = \left[(P \cdot N) + \mathbf{A} \right] \cdot \frac{\mathbf{f}_{\text{RI}}}{R} = \frac{\mathbf{M}}{R} \cdot \mathbf{f}_{\text{RI}}$

with.

f_{VCO}: frequency of the external VCO

f_{RI}: reference frequency

N: divide ratio of the N-counter

A: divide ratio of the A-swallow counter

P: divide ratio of the prescaler (33 in case of 23/33 prescaler selected)

R: divide ratio of the R-counter

M=P*N+A: total divide ratio



Functional Description

Note: for continuous frequency steps following condition is necessary $[P\cdot N+A] \geq P\cdot (P-1)$

Further restrictions have to be fullfilled:

A < P

 $A \le N$

3.4.3 Stand-by / power down conditions

The PMB 2341 device has 2 different stand-by modes to reduce the power consumption. The standby modes allow separate power up and down modes for the PLL itself and for the RI input amplifier circuitry. The selection of a desired power-down mode is done by setting two bits 'standby1' and 'standby2' located in the A/N-counter control word (see table 4-1: A/N counter data format.

This enables a fast wake-up of the device and programming of a VCO-frequency with only one bus cycle!

The encoding of the defined modes can be obtained from table 4-5: standby mode selection bits.

4 Applications

Con	Contents of this Chapter				
4.1	Programing	. 4-2			
4.2	Register, Data format	. 4-3			
4.3	Special programming sequences	. 4-7			



4.1 Programing

General information:

Programming of the IC is done via the 3 wire serial data interface consisting of a clock line, data line and an enable line. Data are shifted into the device with every rising CLK edge and are overtaken into internal registers with the rising edge of EN according to the schematic timing diagram shown in Figure 4-1.




Figure 4-1 Schematic bus signal timing

Depending on the desired functional units to be programmed, several serial data formats exist. A common fact is that all multibit values are ordered in little endian notation in the bitstream meaning their MSB is sent first.

Every bus cycle starts with the dedicated data bits followed by at least 1 register address bit and is terminated with two device address bits. In chapter 4.2 Register, Data format the available data formats are explained.

The short control data format allows a fast PD-current change.

The long control data format allows the programming of 4 different PD-output current modes for the PLL, polarity setting of the PD-output signals, 2 standby modes, test mode select and the prescaler divide ratio.

The A/N-counter data format contains the A/N-counter values, the multifunctional output bit and standby mode switch bits.

The R-counter data format contains the R-counter values and PLL programming mode switch bit.

The PLL is programmed in an asynchronous mode: The serial data is written directly to the data registers of the addressed counter with the enable pulse. As each counter is loading the new starting value after it is decremented to "zero", the counters changes therefore their counter values asynchronously to the others.



4.2 Register, Data format



Note

MSB of all serial data is shifted first!

Table 4-1 A/N	N counter data	format PLL	
Bit-Nr		Bit	Function
LSB	0		
0		caddr0	chip address
1	1	caddr1	
2	1	raddr0	A/N register address
3		n0	N-counter
4		n1	
5		n2	
6		n3	
7		n4	
8		n5	
9		n6	
10		n7	
11		n8	
12		n9	
13		n10	
14		n11	
15		standby1	PLL on/off
16		standby2	Ri input amp on/off
17		a0	A-counter
18		a1	
19		a2	
20		a3	
21		a4	
22		a5	
23 MSB		MFO	multifunc. output port 2 (MFO)



Applications Confidential

Table 4-2 R counter data format					
		PLL			
Bit-Nr		Bit	Function		
LSB	0				
0		caddr0	chip address		
1	1	caddr1			
2	0	raddr0	R register address		
3	1	raddr1			
4		r0	R-counter		
5		r1			
6		r2			
7		r3			
8		r4			
9		r5			
10		r6			
11		r7			
12		r8			
13		r9			
14		r10			
15 MSB		r11			



Confidential Applications

Table 4-3 Control data formats						
	Long co	ntrol data fo	ort control o	lata format PLL		
Bit-Nr	Value	Bit	Function	Value	Bit	Function
LSB 0	0	caddr0	chip address	0	caddr0	chip address
1	1	caddr1		1	caddr1	
2	0	raddr0	long control word	0	raddr0	short control word
3	0	raddr1	address	0	raddr1	address
4	1	raddr2		0	raddr2	
5		cpcurr2	charge pump current		cpcurr2	charge pump current
6		cpcurr1	setting		cpcurr1	setting
7		cpcurrtst	charge pump current test mode		cpcurrtst	charge pump current test mode
8		presc	prescaler division ratio			
9	0	n.a.	required for correct operation			
10		pdpol	phase detector polarity			
11	0	n.a.	required for correct			
12	1	n.a.	operation			
13		mode2	test mode selection			
14		mode1				
15		not used				
16		not used				
17		not used				
18		not used				
19		not used				

Table 4-4	Table 4-4 Chip address bit				
Bits		Description			
caddr1	caddr0				
1	0	This chip address has to be sent to access the PMB2341			



Table 4-5 Standy mode selection bits

Bi standby 1	its standby 2	Description	Remarks
1	1	ALLRUN: PLL is powered on.	
1	0	not used: identical to ALLrun.	Enabling or disabling of certain
0	1	AMPRUN: PLL is powered off, only RI input preamplifier is powered on.	bipolar modules is done by turning on or off its bias currents.
0	0	ALLOPP: Both PLL and RI input preamplifier are powered off.	

Table 4-6 Port switching bits				
Bit	VALUE	Description		
MFO	0	Multifunctional output MFO is driven to ground (VSS)		
	1	Multifunctional output MFO is driven to VDD		

Table 4-7 Charge pump current programming bits							
cpcurr 1	Bits cpcurr 2	cpcurrtst	CP Current [mA]	Remark			
0	0	0	1.2 mA				
1	0	0	2.0 mA				
0	1	0	2.8 mA				
1	1	0	4.0 mA				
0	0	1	1.2 mA pump 1				
1	0	1	1.2 mA pump 2				
0	1	1	0.8 mA pump 1				
1	1	1	0.8 mA pump 2				

Table 4-8 Prescaler mode select bit						
Bit	Value	Description				
nroco	0	32/33				
presc	1	64/65				

Table 4-9 Phase detector polarity select bit						
Bit	Value	Description				
pdpol	0	negative polarity				
рарог	1	positive polarity				



Table 4-10 Te	st mode install	ation bits
Contr	ol Bits	Mode
mode 1	mode 2	
1	1	OPERATE:
		Normal operation of PLL and RI Buffer in installed mode.
		MFO pin has programmed level.
0	1	not used:
		identical to OPERATE
1	0	Testmode RCNTOUT:
		Charge pump is turned off. R-counter output at
		multifunctional MFO pin.
0	0	Testmode NCNTOUT:
		Charge pump is turned off. N-counter output at
		multifunctional MFOMFO pin.

4.3 Special programming sequences

Fast wake-up programming:

When the circuit is connected to the supply voltage all registers are undefined. Due to the fact that each counter is loading its new start value after it is decremented to "zero", the start-up time of the counters with the programmed values is too long for some applications. If the device has previously been set to ALLOFF- or AMPRUN-mode (see Table 5) afterwards is turned to operating mode ALLRUN, the counters are starting immediatly with the preprogrammed start values. Therefore for fast startup after standby the following data transfer sequence is recommended:

Table 4-11 Fast Wake Up Data Transfer Sequence					
Step	Serial Data Transfer Sequence				
1	Long Control Word: 'OPERATE'				
2	Set A-/N-Counter: AMPRUN mode				
3	Set R-Counter				
4	Set A-/N-Counter, AMPRUN mode				
5	Set A-/N-Counter, ALLRUN mode				

5 Reference

Contents of this Chapter 5.1 Absolute Maximum Range 5-2 5.2 Operational Range 5-2 5.3 Typical Power-On Time 5-3 5.4 Typical Supply current 5-3 5.5 AC/DC Characteristics 5-4 5.6 Serial Control Data Format Timing 5-5 5.7 RF Input Sensitivity 5-6



5.1 Absolute Maximum Range

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, due to permanent damage to the device.

Table 5-1 Absolute Maximum Ratings									
	Symbol	Limit	Limit Values		Remarks				
		min	max						
Parameter									
CMOS Supply Voltage	V _{DD_lim}	-0.3	5	V	with respect to related				
Bipolar Supply Voltage	V _{CC_lim}	-0.3	5	V	ground.				
Difference between V_{CC} and V_{DD} levels			0.2	V	V_{CC} and V_{DD} are intended to have the same level				
Applied voltage at pins CLK, DA, EN, RI,CP	V _{InCMOS_lim}	-0.3	<i>V_{DD}</i> + 0.3	V					
Input voltage (LO)	V _{I_Bip_lim}	-0.3	V_{cc} - 0.8V	V					
Output current open-drain-stage (MFO)	I _{O_OD}		1	mA					
Total power dissipation	P_{tot_lim}		t.b.d.	mW					
Ambient temperature	$T_{\mathcal{A}}$	-40	85	°C					
Storage temperature	T _{stg}	-50	125	°C					
ESD integrity	V _{ESD}	t.b.d.	t.b.d.	V					

5.2 Operational Range

Within the operational range the IC operates as described in the circuit description. The AC/DC characteristic limits are not guaranteed.

Table 5-2 Operating Ratings								
	Symbol	Limit	Values	Units	L	Remarks		
		min	min max					
Parameter								
CMOS Supply Voltage	V _{DD}	2.7	4.5	V				
Bipolar Supply Voltage	V _{CC}	2.7	4.5	V		V_{CC} and V_{DD} are intended to have the same level		
Input VCO frequency at LO	f_{LO}		2500 (t.b.d.)	MHz		Prescaler set to 32/33- mode		
Input VCO frequency at LO	f_{LO}		2500	MHz		Prescaler set to 64/65- mode		
Input frequency at RI	f _{RI}		100 (t.b.d.)	MHz				

Confidential

Output current open-drain-stage (MFO)	I _{O_PP}		0.2	mA	
CP-output current of PLL	I _{O_CP}		4	mA	
CP-output voltages	V_{O_CP}	0.5	<i>V_{CC}</i> - 0.5	V	
Ambient temperature	$T_{\mathcal{A}}$	-40	85	°C	

5.3 Typical Power-On Time

Time required to turn PLL and/or LO-buffer-chain frominstalled standby-mode to mode ALLRUN. Time is measured from time point when the ENable-signal is sent on 3-wire bus after programming the apropriate data bits.

Table 5-3							
Previously installed standby mode (see Table 5)	Turn-ON- time	Units	Remarks				
AMPRUN	t.b.d	μs	see Note 1)				
ALLOFF	1	μs					

NOTE 1: Only the turn-on time from PLL is measured, not the required lock-in time, which strongly depends on the loopfilter, etc.

5.4 Typical Supply current

Table 5-4					
Standby mode (see Table 5)	CMOS- Supply I _{DD}	Bipolar Supply I _{CC}	Units	Test item	Test condition
ALLRUN	t.b.d	7.5	mA	1.1	
AMPRUN	t.b.d.	0	mA	1.3	see Note 1)
ALLOFF	0	0	mA	1.4	.,

Note 1) : Room temperature, All supplies set to 3.6V, $T_A = 27$ °C, $f_{RI} = 13$ MHz, $f_{LO} = 1.2$ GHz, internal fref = 200KHz, PLL locked in mode ALLRUN, charge pump output current set to 4mA. No bus programming activities. Values may vary within 10%



5.5 AC/DC Characteristics

AC/DC characteristics involve the spread of values guaranteed within the specified supply voltage and ambient temperature range. Typical characteristics are the median of the production. Supply voltage V_{CC} , V_{DD} , $V_{CP} = 2.7 \text{V}...4.5 \text{V}$, Ambient temperature $T_{amb} = -40 ^{\circ} \text{C}$ to $85 ^{\circ} \text{C}$ except especially mentioned other values

Table 5-5 AC/DC Characteristics									
Symbol	Liı	mit Valu	es	Units	Test	Test Conditions			
	min	tvp	max		пеш				
r) DA, CLK, EI				out					
V _{I_ST_H}	1.5V		V_{DD}	V	2.1	$V_{DD} \le 3.5 \text{V}$			
$V_{I_ST_H}$	0.5 <i>V_{DD}</i>		V_{DD}	V	2.1	$V_{DD} \ge 3.5 \text{V}$			
V _{I_ST_L}			0.5V	V	2.2	$V_{DD} \ge 2.7 \text{V}$			
C_{I_ST}			5	pF	2.3				
I _{ST_H}		0	t.b.d.	μΑ	2.4				
I _{ST_L}		0	t.b.d.	μΑ	2.5				
rain)									
V _{O_OD_L}			0.1 <i>V</i>	V	3.2	<i>I_{O_OD_L}</i> ≤ 25υA			
I _{O_OD_H}			0.2	mA	3.3				
I _{O_CP}	-								
I _{O_CP}	-20%	1.2	+20%	mA	5.1	$V_{CP} = 3.6 \text{V},$			
I _{O_CP}	-20%	2.0	+20%	mA	5.2	$V_{O_CP} = V_{CP}/2$			
I _{O_CP}	-20%	2.8	+20%	mA	5.3				
I _{O_CP}	-20%	4.0	+20%	mA	5.4				
I _{O_CP}		0.1	1*)	nA	5.5	*) guaranteed by design			
ariing voltage	at pin C	P							
			t.b.d		6.1	$V_{CP} = 3.6 \text{V},$ $V_{O_CP} = V_{CP}/2$			
			t.b.d		6.2	V _{O_CP} = 0.53.1V			
I RI									
V_{I_RI}	100			mV rms	7.1	Note 1)			
	Symbol Page Page	Symbol Lin min m	Symbol Limit Value min typ r) DA, CLK, EN when configure $V_{I_ST_H}$ $V_{I_ST_H}$ 0.5 $V_{I_ST_L}$ 0 I_{ST_H} 0 I_{ST_L} 0 rain) $V_{O_OD_L}$ I_{O_CP} -20% 1.2 I_{O_CP} -20% 2.0 I_{O_CP} -20% 4.0 I_{O_CP} -20% 4.0 I_{O_CP} -20% 4.0 I_{O_CP} 0.1 variing voltage at pin CP	Name	Symbol Limit Values Units r) DA, CLK, EN when configured as input V/LST_H 1.5V V_{DD} V $V_{LST_{-}H}$ 0.5 VDD V V V $V_{LST_{-}L}$ 0.5V V	Symbol Limit Values Units Test Item r) DA, CLK, EN when configured as input V _L ST_H 1.5V V _{DD} V 2.1 V _L ST_H 0.5 V _{DD} V 2.1 V _L ST_L 0.5V V 2.2 C _L ST 5 pF 2.3 I _{ST_H} 0 t.b.d. μA 2.4 I _{ST_L} 0 t.b.d. μA 2.5 rain) VO_OD_L 0.1V V 3.2 I _{O_OD_H} 0.1V V 3.2 I _{O_OD_H} 0.2 mA 3.3 I _{O_CP} -20% 1.2 +20% mA 5.1 I _{O_CP} -20% 2.0 +20% mA 5.2 I _{O_CP} -20% 4.0 +20% mA 5.4 I _{O_CP} -20% 4.0 +20% mA 5.5 variing voltage at pin CP t.b.d 6.1 </td			

Note 1: $f_{Rl}\!=\!4..30$ MHz, VDD=3.6 V measured with PLL in mode RCNTOUT (see Table 4-10) at pin MFO.



5.6 Serial Control Data Format Timing




Figure 5-1 Serial Control Data Format Timing

Table 5-6								
	Symbol	Limit Values			Units			
		min		max				
Parameter								
Clock frequency	f_{CLK}			15	MHz			
H-pulsewidth (CLK)	t_{WHCL}	30			ns			
Data setup	t_{DS}	20			ns			
Setup time Clock-Enable	t_{CLE}	20			ns			
Setup time Enable-Clock	$t_{\sf ECL}$	20			ns			
H-pulsewidth (Enable)	t _{WHEN}	60			ns			
Rise, fall time	t _R , t _R			10	μs			
Propagation delay time EN-PORT	t _{DEP}			1	μs			



5.7 RF Input Sensitivity




Figure 5-2 RF Input Sensitivity

Measured Prescler RF Sensitivity (Vcc=2.7V, 64/65 divider)

Wireless Components 5 - 6 Specification, June 1999