
### INTEGRATED CIRCUITS



Objective specification Supersedes data of April 1995 File under Integrated Circuits, IC12 1996 Jan 22





Philips Semiconductors

## 256 $\times$ 8-bit CMOS EEPROM with I<sup>2</sup>C-bus interface

### CONTENTS

- 1 **FEATURES** 2 **APPLICATIONS** 3 **GENERAL DESCRIPTION** ORDERING INFORMATION 4 5 **BLOCK DIAGRAM** 6 PINNING 7 FUNCTIONAL DESCRIPTION 7.1 Pinning information 7.1.1 Serial clock (SCL) 7.1.2 Serial data (SDA) Address pins (A0 to A2) 7.1.3 7.1.4 Write control (WC) 7.2 Endurance and data retention 7.3 Characteristics of the I<sup>2</sup>C-bus General description 7.3.1 7.3.2 Input data protocol START and STOP conditions. 7.3.3 Device operation 7.4 7.4.1 Acknowledge (ACK) 7.4.2 Slave address byte 7.4.3 Read/write bit 7.5 Write operations 7.5.1 Byte write 7.5.2 Page write 7.5.3 Acknowledge polling 7.6 Read operations 7.6.1 Current address byte read 7.6.2 Random address byte read 7.6.3 Sequential read 8 LIMITING VALUES 9 DC CHARACTERISTICS 10 AC CHARACTERISTICS 11 PACKAGE OUTLINE 12 SOLDERING 12.1 Introduction 12.2 Soldering by dipping or by wave 12.3 Repairing soldered joints 13 DEFINITIONS 14 LIFE SUPPORT APPLICATIONS
- 15 PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS

2	
<b>BL</b>	IS

### $256 \times 8$ -bit CMOS EEPROM with I<sup>2</sup>C-bus interface

### Objective specification

### **PCF8522E**

#### **FEATURES** 1

- Low power CMOS:
  - operating current: <2 mA</li>
  - standby current: <2 μA</li>
- · Hardware write protection:
  - Write Control (WC) pin
- Operation supply voltage 2.7 to 5.5 V
- Extended temperature range –40 to +85 °C
- Internally organized as 256 × 8-bit memory bank
- I<sup>2</sup>C interface (bidirectional data transfer protocol)
- · Four-byte page-write mode (minimizes total write time per byte
- · Automatic word address incrementing (sequential register read)
- · Self-timed write cycle
- High reliability:
  - endurance: 100000 cycles
  - data retention: 10 years
- DIP8 or SO8 package (8 pins).

### 2 APPLICATIONS

The PCF8522E is ideal for high-volume applications requiring low power and low density storage.

#### **ORDERING INFORMATION** 4

PACKAGE **TYPE NUMBER** DESCRIPTION VERSION NAME PCF8522EP DIP8 plastic dual in-line package; 8 leads (300 mil) SOT97-1

#### Typical applications:

- Televisions
- Monitors
- Robotics
- Alarm devices
- Electronic locks
- Measuring devices
- Instrumentation.


#### 3 **GENERAL DESCRIPTION**

The PCF8522E is a cost effective 2048 bit ( $256 \times 8$ -bit) serial Electrical Erasable Programmable Read Only Memory (EEPROM). The device is fabricated using advanced CMOS EEPROM technology. This IC operates from a single supply voltage within the range of 2.7 to 5.5 V.

The PCF8522E is internally organized as a  $256 \times 8$ -bit memory bank. It features an I<sup>2</sup>C-bus serial interface and software protocol allowing operation on a 2-wire bus.

Up to eight PCF8522Es may be connected to the 2-wire bus establishing their device addresses using the address input pins (A0 to A2).

#### 5 BLOCK DIAGRAM



#### 6 PINNING

SYMBOL	PIN	DESCRIPTION
A0	1	address 1 input
A1	2	address 2 input
A2	3	address 3 input
V <sub>SS</sub>	4	ground
SDA	5	serial data input/output (I/O)
SCL	6	serial clock input
WC	7	write control input
V <sub>CC</sub>	8	supply voltage

#### 7 FUNCTIONAL DESCRIPTION

#### 7.1 Pinning information

#### 7.1.1 SERIAL CLOCK (SCL)

The SCL input is used to clock data into and out of the device. In the write mode, data must remain stable when SCL is HIGH. In the read mode, data is clocked out on the falling edge of SCL.

#### 7.1.2 SERIAL DATA (SDA)

The SDA pin is a bidirectional pin used to transfer data into and out of the device. Data may only change when SCL is LOW, except START and STOP conditions. It is an open-drain output, and may be wire-ORed with any number of open-drain or open-collector outputs.

#### 7.1.3 ADDRESS PINS (A0 TO A2)

The address inputs are used to set the 3-bit device address of the PCF8522E which will identify it on the  $l^2$ C-bus. The address pins may be tied HIGH or LOW, or they may be actively driven. These inputs allow up to eight PCF8522E devices to be distinguished on the  $l^2$ C-bus.

#### 7.1.4 WRITE CONTROL (WC)

The write control input pin is used to disable the write circuitry to the memory. If WC = HIGH the write function is disabled, to protect previously written data. If WC = LOW the write function is enabled.

#### 7.2 Endurance and data retention

The PCF8522E is designed for applications requiring up to 100000 write cycles and unlimited number of read cycles. It provides 10 years of secure data retention, with or without supply voltage applied, after the execution of 100000 write cycles.

## Fig.2 Pin configuration.

PCF8522E

MGC07

### 7.3 Characteristics of the I<sup>2</sup>C-bus

A0

Vss

7.3.1 GENERAL DESCRIPTION

The I<sup>2</sup>C-bus is designed for two-way, 2-line serial communication for different integrated circuits. The 2-lines are:

- 1. Serial Data line (SDA).
- 2. Serial Clock Line (SCL).

The SDA line must be connected to the positive supply voltage by a pull-up resistor, located somewhere on the I<sup>2</sup>C-bus (see Fig.3)). Data transfer between devices may be initiated with a START condition only when SCL and SDA are HIGH (I<sup>2</sup>C-bus is not busy).

#### 7.3.2 INPUT DATA PROTOCOL

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable while the clock is HIGH, because changes on the data line, while SCL is HIGH will be interpreted as a 'START' or 'STOP' condition (see Fig.4).

#### 7.3.3 START AND STOP CONDITIONS.

When both data (SDA) and clock (SCL) lines are HIGH, the I<sup>2</sup>C-bus is referred to as 'not busy'. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the 'START' condition. A LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the 'STOP' condition (see Fig.5).

8 <sup>V</sup>cc 7 wc

6 SCL

5 SDA

### 7.4 Device operation

The device supports the I<sup>2</sup>C-bus bidirectional data transmission protocol. The protocol defines any device that sends data onto the I<sup>2</sup>C-bus as a 'transmitter' and the receiving device as the 'receiver'. The device controlling the data transmission is the 'master' and the controlled device is the 'slave'. In all events the PCF8522E will be a 'slave' device because it never initiates any data transfers.

Up to eight PCF8522Es can be connected to the I<sup>2</sup>C-bus and can be selected by the A0 to A2 device addresses. A0 to A2 must be connected to either  $V_{CC}$ ,  $V_{SS}$  or they may be actively driven. A0 to A2 define the address of the device. Other devices may be connected to the I<sup>2</sup>C-bus but each device needs its own device identification code.

### 7.4.1 ACKNOWLEDGE (ACK)

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either the master or the slave, will release the I<sup>2</sup>C-bus after transmitting 8-bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it has received 8-bits of data (see Fig.6).

The PCF8522E will respond with an acknowledge after recognition of a START condition and its slave address byte. If both the device and a write operation have been selected, the PCF8522E will respond with an acknowledge after the receipt of each subsequent 8-bit word.

In the read mode, the PCF8522E transmits 8-bits of data, then releases the SDA line, and monitors the line for an acknowledge signal. If an acknowledge is detected, and no STOP condition is generated by the master, the PCF8522E will continue to transmit data. If an acknowledge is not detected, the PCF8522E terminates further data transmissions and awaits a STOP condition before returning to the standby power mode.

#### 7.4.2 SLAVE ADDRESS BYTE

Following a START condition, the master must output the address to be accessed. The most significant 4 bits of the slave address are the 'device type identifier'. For a PCF8522E the address identifier is 1010 (see Table 1).

The next 3 bits are device address, addressing a particular device. Using this addressing scheme, a system may cascade up to eight PCF8522E devices on the  $l^2$ C-bus. The device address is defined by the state of the A0 to A2 input pins.

### 7.4.3 READ/WRITE BIT

The last bit of the slave address defines the operation to be performed. When  $R/\overline{W} = 1$ , a read operation is selected. If  $R/\overline{W} = 0$ , a write operation is selected (see Table 1).


#### Table 1 Slave address byte


DEVICE TYPE IDENTIFIER			DEVICE ADDRESS			R/W	
1	0	1	0	A2	A1	A0	note 1


#### Note

1. This is the read/write bit:

- a) When  $R/\overline{W} = 1$ , a read operation is selected.
- b) When  $R/\overline{W} = 0$ , a write operation is selected.







### PCF8522E

#### 7.5 Write operations

The PCF8522E allows two types of write operations:

- Byte write operation; this operation writes a single byte during the nonvolatile write period (t<sub>WR</sub>).
- Page write operation; this operation allows up to 4-bytes in the same page to be stored during t<sub>WR</sub>.

#### 7.5.1 BYTE WRITE

For a write operation, the PCF8522E requires a word address field after the slave address. This address field, comprised of 8 bits, with the Most Significant Bit (MSB) 'don't care', provides access to any one of the 256 words of memory.

Upon receipt of the word address, the PCF8522E responds with an acknowledge, and waits for the next 8 bits of data, again responding with an acknowledge. The master then terminates the transfer by generating a STOP condition, at which time the PCF8522E begins the internal write cycle to the nonvolatile array.

While the internal write cycle is in progress, the PCF8522E inputs are disabled, and the device will not respond to any requests from the master. Figure 7 shows an overview of the address, acknowledge and data transfer sequence.

#### 7.5.2 PAGE WRITE

The PCF8522E has the capability to perform a 4 byte page write operation. It is initiated in the same way as the byte write operation, but instead of terminating the write cycle after the first data word is transferred, the master can transmit up to three more words. After the receipt of each word, the PCF8522E will respond with an acknowledge.

The device automatically increments the address for subsequent data words. After the receipt of each word, the two low order address bits are internally incremented by one. The high order 5 bits of the address remain constant. If the master should transmit more than 4 words, prior to generating the STOP condition, the address counter will 'roll over', and the previously written data will be overwritten. In the same way as during a byte write operation, all inputs are disabled during the internal write cycle. Figure 7 shows an overview of the address, acknowledge and data transfer sequence.

#### 7.5.3 ACKNOWLEDGE POLLING

When the PCF8522E is performing an internal write operation, it will not recognize a START condition. Since the device will only return an acknowledge after it accepts the START condition, the part can be continuously queried until an acknowledge is issued, indicating that the internal write cycle is complete.

To poll the device, give it a START condition, followed by a slave address for a write operation (see Fig.8).

#### 7.6 Read operations


Read operations are initiated with setting the  $R/\overline{W}$  bit of the slave address byte to logic 1. There are four different read operations:


- 1. Current address byte read.
- 2. Random address byte read.
- 3. Current address sequential read.
- 4. Random address sequential read.

#### 7.6.1 CURRENT ADDRESS BYTE READ

The PCF8522E contains an internal address counter which maintains the address of the last word accessed, incremented by one. If the last address accessed (either a read or a write operation) was to address location n, the next read operation would access data from address n + 1, and update the current address pointer. When the PCF8522E receives the slave address field with the R/W bit set to logic 1, it issues an acknowledge signal and transmits the 8-bit word stored at address n + 1.

The current address read operation only accesses a single byte of data. The master does not acknowledge the transfer, but does generate a STOP condition. At this point, the PCF8522E discontinues the transmission (see Fig.9 for the address, acknowledge and data transfer sequence).





#### 7.6.2 RANDOM ADDRESS BYTE READ

Random address read operations allow the master to access any memory location at random. This operation involves a two-step process. First the master issues a write command which includes the START condition and the slave address field (with the R/W bit set to write), followed by the address of the word it is to read. This procedure sets the internal address counter of the PCF8522E to the desired address.

After the word address acknowledge is received by the master, the master immediately reissues a START condition followed by another slave address field with the R/W bit set to read. The PCF8522E will respond with an acknowledge and transmits the 8 data bits stored in the addressed location. At this point, the master does not acknowledge the transmission, but generates the STOP condition. The PCF8522E discontinues the data transmission and reverts to its standby power mode (see Fig.10 for the address, acknowledge and data transfer sequence).

#### 7.6.3 SEQUENTIAL READ

Sequential reads can be initiated as either a current address read or random address read. The first word is transmitted in the same way as during the other byte read modes (current address byte read or random address byte read), but in this event the master responds with an acknowledge signal, indicating that it requires additional data from the PCF8522E.

The PCF8522E continues to output data for each received acknowledge signal. The master terminates the sequential read operation by not responding with an acknowledge signal, and issues a STOP condition.

During a sequential read operation, the internal address counter is automatically incremented with each acknowledge signal. For read operations, all address bits are incremented, allowing the entire array to be read using a single read command.

When the counter reaches the top of the array, it will 'roll over' to the bottom of the array and continue to transmit data for each acknowledge bit it receives (see Fig.11).






Fig.9 Current address byte read; address, acknowledge and data transfer sequence.



**PCF8522E** 

## $256\times8\text{-bit}$ CMOS EEPROM with I²C-bus interface



**PCF8522E** 

## $256\times8\text{-bit}$ CMOS EEPROM with I²C-bus interface

#### lack of acknowledge from acknowledge from acknowledges from PCF8522E master receiver master receiver Т 1 SDA A C K address first data byte last data byte bus C 0 Ŵ activity D D D D D 4 3 2 1 0 D D D D D D D 6 5 4 3 2 1 0 D D D D D D D 7 6 5 4 3 2 1 D D 10 0 n 0 1 0 A2 to A0 = A2 to A0 = device device S T s address address device device T O type address type A R R address read/write read/write 0 = write 1 = read lack of ACK (LOW) from master determines last data byte to be read slave address slave address master selects master selects PCF8522E sends PCF8522E sends master writes word PCF8522E and PCF8522E and address to PCF8522E specifies specifies data to master data to master write operation write operation master transmitter master transmitter slave transmitter slave transmitter master transmitter to to to to to slave receiver slave receiver slave receiver master receiver master receiver master transmitter slave transmitter slave transmitter slave transmitter to to to to master receiver master receiver master receiver slave receiver MGC076 Fig.11 Sequential byte read; address, acknowledge and data transfer sequence.

#### 1996 Jan 22

### PCF8522E

#### 8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage		0	6.5	V
V <sub>n</sub>	voltage on any pin		-0.5	V <sub>CC</sub> + 0.5	V
lo	output current		-	5	mA
T <sub>sol</sub>	soldering temperature	<10 s	-	300	°C
T <sub>stg</sub>	storage temperature		-65	+125	°C
T <sub>amb</sub>	operating ambient temperature		-40	+85	°C
V <sub>es</sub>	electrostatic handling	JEDEC method	-2000	+2000	V

### 9 DC CHARACTERISTICS

 $V_{CC}$  = 2.7 to 5.5 V;  $T_{amb}$  = –40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I <sub>CC</sub>	supply current (CMOS)	V <sub>CC</sub> = 5 V ±10%; note 1	-	2	mA
		V <sub>CC</sub> = 3 V ±10%; note 1	-	1	mA
l <sub>stb</sub>	standby current (CMOS)	SCL = SDA = V <sub>CC</sub> ; note 2	-	2	μΑ
ILI	input leakage current	$V_{I} = 0$ to $V_{CC}$	-	10	μA
I <sub>LO</sub>	output leakage current	$V_{O} = 0$ to $V_{CC}$	-	10	μA
V <sub>IL</sub>	LOW level input voltage pins A0 to A2, SCL and SDA		-	0.3V <sub>CC</sub>	V
V <sub>IH</sub>	HIGH level input voltage pins A0 to A2, SCL and SDA		0.7V <sub>CC</sub>	-	V
V <sub>OL</sub>	LOW level output voltage	I <sub>OL</sub> = 3 mA	-	0.4	V
CI	input capacitance	T <sub>amb</sub> = 25 °C; f <sub>SCL</sub> = 100 kHz	-	5	pF
C <sub>O</sub>	output capacitance	T <sub>amb</sub> = 25 °C; f <sub>SCL</sub> = 100 kHz	-	8	pF

#### Notes

1.  $f_{SCL}$  = 100 kHz; SDA = open-circuit; all other inputs connected to ground (V<sub>SS</sub>) or V<sub>CC</sub>.

2. All other inputs connected to ground (V<sub>SS</sub>) or V<sub>CC</sub>.

### PCF8522E


#### **10 AC CHARACTERISTICS**

 $V_{CC}$  = 2.7 to 5.5 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified (see Fig.12); note 1.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
f <sub>SCL</sub>	SCL clock frequency		0	100	kHz
t <sub>LOW</sub>	SCL LOW time		4.7	-	μs
t <sub>HIGH</sub>	SCL HIGH time		4.0	-	μs
t <sub>BUF</sub>	bus free time	before new transmission	4.7	-	μs
t <sub>SU;STA</sub>	START condition set-up time		4.7	-	μs
t <sub>HD;STA</sub>	START condition hold time		4.0	-	μs
t <sub>SU;STO</sub>	STOP condition set-up time		4.7	-	μs
t <sub>VD;DAT</sub>	SCL LOW-to-SDA data out valid		0.3	3.5	μs
t <sub>HD;DAT</sub>	data hold time	SCL LOW to SDA output data change	0.3	-	μs
t <sub>r</sub>	SCL and SDA rise time		-	1000	ns
t <sub>f</sub>	SCL and SDA fall time		-	300	ns
t <sub>SU;DAT</sub>	input data set-up time		250	-	ns
t <sub>HD;DAT</sub>	data hold time		0	-	ns
t <sub>SP</sub>	noise spike width		-	100	ns
T <sub>cy(w)</sub>	write cycle time <sup>(2)</sup>	V <sub>CC</sub> = 5 V ±10%	-	10	ms
		V <sub>CC</sub> = 3 V ±10%	-	25	ms

#### Notes

- 1. A detailed description of the I<sup>2</sup>C-bus specification, with applications, is given in brochure "*The I<sup>2</sup>C-bus and how to use it*". This brochure may be ordered using the code 9398 393 40011.
- 2. Typical  $T_{cy(w)} = 6$  ms if  $V_{CC} = 5 \text{ V} \pm 10\%$ ;  $T_{cy(w)} = 12$  ms when  $V_{CC} = 3 \text{ V} \pm 10\%$ .



OUTLINE

VERSION

SOT97-1


IEC

050G01

## $256\times8\text{-bit}$ CMOS EEPROM with I²C-bus interface

#### 11 PACKAGE OUTLINE

### DIP8: plastic dual in-line package; 8 leads (300 mil)



**PCF8522E** 

SOT97-1

EIAJ

EUROPEAN

PROJECTION

 $\bigcirc$ 

**ISSUE DATE** 

92-11-17

95-02-04

REFERENCES

JEDEC

MO-001AN

#### 12 SOLDERING

#### 12.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

#### 12.2 Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 12.3 Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

PCF8522E

#### **13 DEFINITIONS**

Data sheet status		
Objective specification	This data sheet contains target or goal specifications for product development.	
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.	
Product specification	This data sheet contains final product specifications.	
Limiting values		
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.		
Application information		
Where application information is given, it is advisory and does not form part of the specification.		

#### 14 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

#### 15 PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

PCF8522E

NOTES

18

PCF8522E

NOTES

19

### Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466 Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211 Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40-2783749, Fax. (31)40-2788399 Brazil: Rua do Rocio 220 - 5th floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil, P.O. Box 7383 (01064-970), Tel. (011)821-2333, Fax. (011)829-1849 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS: Tel. (800) 234-7381, Fax. (708) 296-8556 Chile: Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. (852)2319 7888, Fax. (852)2319 7700 Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549 Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (45)32 88 26 36, Fax. (45)31 57 19 49 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (358)0-615 800, Fax. (358)0-61580 920 France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex. Tel. (01)4099 6161, Fax. (01)4099 6427 Germany: P.O. Box 10 51 40, 20035 HAMBURG, Tel. (040)23 53 60, Fax. (040)23 53 63 00 Greece: No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240 India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722 Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200 Italy: PHILIPS SEMICONDUCTORS S.r.l. Piazza IV Novembre 3, 20124 MILANO Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556 Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. (040)2783749, Fax. (040)2788399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341 Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (63) 2 816 6380, Fax. (63) 2 817 3474 Portugal: PHILIPS PORTUGUESA, S.A. Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500 South Africa: S.A. PHILIPS Pty Ltd. 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494 Spain: Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43 Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30 Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (886) 2 382 4443, Fax. (886) 2 382 4444 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (66) 2 745-4090, Fax. (66) 2 398-0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07 Ukraine: Philips UKRAINE, 2A Akademika Koroleva str., Office 165, 252148 KIEV, Tel. 380-44-4760297, Fax. 380-44-4766991 United Kingdom: Philips Semiconductors LTD. 276 Bath Road, Hayes, MIDDLESEX UB3 5BX Tel. (0181)730-5000, Fax. (0181)754-8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556 Uruguay: Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 35000 phtcnl, Fax. +31-40-2724825

SCDS47 © Philips Electronics N.V. 1996

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

417041/1100/02/pp20 Document order number: Date of release: 1996 Jan 22 9397 750 00581

Let's make things better.





