



## NMC9346 1024-Bit Serial Electrically Erasable **Programmable Memory**


### **General Description**

The NMC9346 is a 1024-bit non-volatile, sequential E2PROM, fabricated using advanced N-channel E2PROM technology. It is an external memory with the 1024 bits of read/write memory divided into 64 registers of 16 bits each. Each register can be serially read or written by a COP400 controller, or a standard microprocessor. Written information is stored in a floating gate cell until updated by an erase and write cycle. The NMC9346 has been designed for applications requiring up to 4 x 10<sup>4</sup> erase/write cycles per register. A power-down mode is provided by CS to reduce power consumption by 75 percent.

### **Features**


- 40,000 erase/write cycles typical
- 10 year data retention
- Low cost
- Single supply read/write/erase operations (5V±10%)
- TTL compatible
- 64 x 16 serial read/write memory
- MICROWIRE™ compatible serial I/O
- Simple interfacing
- Low standby power
- Non-volatile erase and write
- Reliable floating gate technology
- Self-timed programming cycle
- Device status signal during programming

### **Block Diagram**




Pin Names			
CS	Chip Select		
SK	Serial Data Clock		
DI	Serial Data Input		
DO	Serial Data Output		
Vcc	Power Supply		
GND	Ground		
NC	No Connection		

## **Connection Diagrams**




**Top View** See NS Package Number N08E



See NS Package Number M14B Device Marking: 9346M14 9346EM14, 9346MM14

## T-46-13-27



8-Pin

**Top View** See NS Package Number M08A Device Marking: 9346, 9346E, 9346M

## **Ordering Information**

Commercial Temp. Range (0°C to +70°C)

ler Number
MC9346N
MC9346M
/IC9346M8

Extended Temp. Range (-40°C to +85°C)

Order Number	
NMC9346EN	
NMC9346EM	
NMC9346EM8	

Military Temp. Range (-55°C to + 125°C)

Order Number	
NMC9346MN	
NMC9346MM	
NMC9346MM8	

## **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Voltage Relative to GND

+6V to ~0.3V

Ambient Storage Temperature

-65°C to +125°C

Lead Temperature

(Soldering, 10 seconds)

ESD rating.

300°C 2000V

## **Operating Conditions**

Ambient Storage Temperatures

NMC9346

NMC9346E

0°C to +70°C -40°C to +85°C

NMC9346M

-55°C to +125°C

Positive Supply Voltage

4.5V to 5.5V

# DC and AC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ unless otherwise specified

Symbol	Parameter	Part Number	Conditions	Min	Max	Units
Vcc	Operating Voltage	NMC9346, NMC9346E NMC9346M		4.5	5.5	٧
I <sub>CO1</sub>	Operating Current Erase/Write Operating Current	NMC9346	V <sub>CC</sub> =5.5V, CS=1, SK=1 V <sub>CC</sub> =5.5V		12 12	mA mA
	Operating Current Erase/Write Operating Current	NMC9346E	V <sub>CC</sub> =5.5V, CS=1, SK=1 V <sub>CC</sub> =5.5V		14 14	mA mA
	Operating Current Erase/Write Operating Current	NMC9346M	V <sub>CC</sub> =5.5V, CS=1, SK=1 V <sub>CC</sub> =5.5V		15 15	mA mA

T-46-13-27

### DC and AC Electrical Characteristics V<sub>CC</sub> = 5V ± 10% unless otherwise specified (Continued) Units Max Parameter **Part Number** Conditions Min **Symbol** 3 mΑ Standby Current NMC9346 VCC=5.5V, CS=0 I<sub>CC2</sub> 4 NMC9346E V<sub>CC</sub>=5.5V, CS=0 mΑ Standby Current 5 NMC9346M\* V<sub>CC</sub>=5.5V, CS=0 mΑ Standby Current NMC9346, NMC9346E, Input Voltage Levels NMC9346M -0.18.0 V $V_{IL}$ ٧ 2.0 V<sub>CC</sub>+1 $V_{\text{IH}}$ NMC9346, NMC9346E, **Output Voltage Levels** ٧ $I_{OL}$ =2.1 mA 0.4 NMC9346M VOL V<sub>ОН</sub> $I_{OH} = -400 \mu A$ 2.4 V μΑ NMC9346, NMC9346E $V_{IN} = 5.5V$ 10 Input Leakage Current ILI NMC9346M 10 NMC9346, NMC9346E, V<sub>OUT</sub>=5.5V, CS=0 μΑ **Output Leakage Current** lLO NMC9346M 250 kHz 0 SK Frequency MMC9346 SK High Time (Note 2) 1 μs tskH us SK Low Time (Note 2) 1 tskL 0 kHz MMC9346E SK Frequency 250 SK High Time (Note 2) 1 μS 1 μs SK Low Time (Note 2) 0 kHz SK Frequency MMC9346M SK High Time (Note 2) 2 200 μs 1 μS SK Low Time (Note 2) NMC9346, NMC9346E, Inputs 0.2 μS NMC9346M CS toss 0 μs t<sub>CSH</sub> 0.4 D μs tois 0.4 μS t<sub>DIH</sub> NMC9346. $C_1 = 100 pF$ Output $V_{OL} = 0.8V, V_{OH} = 2.0V$ NMC9346E, 2 μs DO $t_{pd}1$ $V_{II} = 0.45V, V_{IH} = 2.40V$ NMC9346M μs t<sub>pd</sub>0 10 Self-Timed Program Cycle NMC9346 ms tE/W 10 ms NMC9346E Self-Timed Program Cycle 12 NMC9346M ms Self-Timed Program Cycle Min CS Low Time (Note 3) NMC9346, NMC9346E, tcs 1 μs NMC9346M NMC9346, NMC9346E, $C_{L} = 100 pF$ Rising Edge of CS to Status Valid tsv 1 μs NMC9346M Falling Edge of CS to DO TRI-STATE® NMC9346, NMC9346E, ton, tin 0.4 μs

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NMC9346, NMC9346E,

Data Changes

per Bit

NMC9346M

NMC9346M

Note 2: The SK frequency spec, specifies a minimum SK clock period of 4 µs, therefore in an SK clock cycle tskH + tskL must be greater than or equal to 4 µs. e.g., if  $t_{SKL} = 1 \mu s$  then the minimum  $t_{SKH} = 3 \mu s$  in order to meet the SK frequency specification.

Note 3: CS must be brought low for a minimum of 1 µs (tcs) between consecutive instruction cycles.

Endurance

Cycles

Typical

<sup>\*</sup>Thruout this table "M" refers to temperature range (-55°C to +125°C), not package.

### **Functional Description**

The NMC9346 is a small peripheral memory intended for use with COPSTM controllers and other nonvolatile memory applications. The NMC9346 is organized as sixty-four registers and each register is sixteen bits wide. The input and output pins are controlled by separate serial formats. Seven 9-bit instructions can be executed. The instruction format has a logical '1' as a start bit, two bits as an op code, and six bits of address. The programming cycle is self-timed, with the data out (DO) pin indicating the ready/busy status of the chip. The on-chip programming voltage generator allows the user to use a single power supply (VCC). It only generates high voltage during the programming modes (write, erase, chip erase, chip write) to prevent spurious programming during other modes. The DO pin is valid as data out during the read mode, and if initiated, as a ready/busy status indicator during a programming cycle. During all other modes the DO pin is in TRI-STATE, eliminating bus contention.

The read instruction is the only instruction which outputs serial data on the DO pin. After a read instruction is received, the instruction and address are decoded, followed by data transfer from the memory register into a 16-bit serial-out shift register. A dummy bit (logical '0') precedes the 16-bit data output string. Output data changes are initiated by a low to high transition of the SK clock.

### **ERASE/WRITE ENABLE AND DISABLE**

When V<sub>CC</sub> is applied to the part it powers up in the programming disable (EWDS) state, programming must be preceded by a programming enable (EWEN) instruction, Programming remains enabled until a programming disable (EWDS) instruction is executed or V<sub>CC</sub> is removed from the part. The programming enable instruction (EWEN) is needed to keep the part in the enable state if the power supply (VCC) noise falls below operating range. The programming disable instruction is provided to protect against accidental data disturb. Execution of a read instruction is independent of both EWEN and EWDS instructions.

### ERASE (Note 4)

Like most  $E^2PROMs$ , the register must first be erased (all bits set to logical '1') before the register can be written (cerT-46-13-27

tain bits set to logical '0'). After an erase instruction is input. CS is dropped low. This falling edge of CS determines the start of the self-timed programming cycle. If CS is brought high subsequently (after observing the tos specification), the DO pin will indicate the ready/busy status of the chip. The DO pin will go low if the chip is still programming. The DO pin will go high when all bits of the register at the address specified in the instruction have been set to a logical '1'. The part is now ready for the next instruction sequence.

### WRITE (Note 4)

The write instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data (D0) is put on the data in (DI) pin CS must be brought low before the next rising edge of the SK clock. This falling edge of CS initiates the self-timed programming cycle. Like all programming modes, DO indicates the ready/busy status of the chip if CS is brought high after a minimum of 1  $\mu$ S (t<sub>CS</sub>). DO = logical '0' indicates that programming is still in progress. DO=logical '1' indicates that the register at the address specified in the instruction has been written with the data pattern specified in the instruction and the part is ready for another instruction. The register to be written into must have been previously erased.

### CHIP ERASE (Note 4)

Entire chip erasing is provided for ease of programming. Erasing the chip means that all registers in the memory array have each bit set to a logical '1'. Each register is then ready for a write instruction. The chip erase cycle is identical to the erase cycle except for the different op code.

### **CHIP WRITE** (Note 4)


All registers must be erased before a chip write operation. The chip write cycle is identical to the write cycle except for the different op code. All registers are simultaneously written with the data pattern specified in the instruction.

Note 4: During a programming mode (write, erase, chip erase, chip write), SK clock is only needed while the actual instruction, i.e., start bit, op code, address and data, is being input. It can remain deactivated during the self-timed programming cycle and status check.

### Instruction Set for NMC9346

Instruction	SB	Op Code	Address	Data	Comments	
READ	1	10	A5A4A3A2A1A0		Read Register A5A4A3A2A1A0	
WRITE	1	01	A5A4A3A2A1A0	D15-D0	Write Register A5A4A3A2A1A	
ERASE	1	11	A5A4A3A2A1A0		Erase Register A5A4A3A2A1A0	
EWEN	1	00	11xxxx		Erase/Write Enable	
EWDS	1	00	00xxxx		Erase/Write Disable	
ERAL	1	00	10xxx		Erase All Registers	
WRAL	1	00	01xxxx	D15-D0	Write All Registers	

NMC9346 has 7 instructions as shown. Note that the MSB of any given instruction is a "1" and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 6-bit address for 1 of 64, 16-bit registers.



\*This is the minimum SK period (5 µs for NMC9306M)

