



MX29L8100G

8M-BIT [1M x 8/512K x 16] CMOS SINGLE VOLTAGE 3V ONLY FLASH SUPER SOLUTION FOR HIGH SPEED EPROM

FEATURES

- Single-supply voltage range 3.0V to 3.6V for read and write
- Endurance 10 cycles
- Fast access time: 100ns
- Optimized block architecture
 - One 16 Kbyte protected block(16K-block)
 - Two 8 Kbyte parameter blocks
 - One 96 Kbyte main block
 - Seven 128 Kbyte main blocks
- Software EEPROM emulation with parameter blocks
- Status register
 - For detection of program or erase cycle completion
- Auto Erase operation
 - Automatically erases any one of the sectors or the whole chip
- Erase suspend capability
 - Fast erase time: 50ms typical for chip erase
- Auto Page Program operation
 - Automatically programs and verifies data at specified addresses
 - Internal address and data latches for 128 bytes per page
- Low power dissipation
 - 20mA active current
 - 20uA standby current
- Built-in 128 Bytes/64 words Page Buffer
 - Work as SRAM for temporary data storage
 - Fast access to temporary data
- Low Vcc write inhibit - 1.8V
- Industry standard surface mount packaging
 - 42 Lead PDIP

1.0 GENERAL DESCRIPTION

The MX29L8100G is a 8 Mbit, 3.3 V-only Flash memory organized as a either 1 Mbytesx8 or 512K word x16. For flexible erase and program capability, the 8 Mbits of data is divided into 11 sectors of one 16 Kbyte block, two 8 Kbyte parameter blocks, one 96 Kbyte main block, and seven 128 Kbyte main blocks. To allow for simple in-system operation, the device can be operated with a single 3.0 V to 3.6 V supply voltage. Since many designs read from the flash memory a large percentage of the time, significant power saving is achieved with the 3.0 V VCC operation.

The MX29L8100G command set is compatible with the JEDEC single-power-supply flash standard. Commands are written to the command register using standard microprocessor write timings. MXIC's flash memory augments EPROM functionality with an internal state machine which controls the erase and program circuitry. The device Status Register provides a convenient way to monitor when a program or erase cycle is complete, and the success or failure of that cycle.

Programming the MX29L8100G is performed on a page basis; 128 bytes of data are loaded into the device and then programmed simultaneously. The typical Page Pro-

gram time is 5ms. The device can also be reprogrammed in standard EPROM programmers. Reading data out of the device is similar to reading from an EPROM or other flash.

Erase is accomplished by executing the Erase command sequence. This will invoke the Auto Erase algorithm which is an internal algorithm that automatically times the erase pulse widths and verifies proper cell margin. This device features both chip erase and block erase. Each block can be erased and programmed without affecting other blocks. Using MXIC's advanced design technology, no preprogram is required (internally or externally). As a result, the whole chip can be typically erased and verified in as fast as 50 ms.

The device has 128 Bytes built-in page buffer, which can serve as SRAM. This feature provides a convenient way to store temporary data for fast read and write.

The highest degree of latch-up protection is achieved with MXIC's proprietary non-epi process. Latch-up protection is proved for stresses up to 100 milliamps on address and data pin from -1V to VCC +1V.




MX29L8100G

PIN CONFIGURATIONS

SYMBOL	PIN NAME
A0 - A18	Address Input
Q0 - Q14	Data Input/Output
Q15/A-1	Q15(word mode)/LSB addr(Byte mode)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable
\overline{BYTE}	Word/Byte Selection Input
VCC	Power Supply Pin (3.0 V - 3.6 V)
GND	Ground Pin

1.1 PINOUTS

42-PDIP



1.2 MX29L8100G SECTOR ARCHITECTURE

(Byte Mode Addr. A-1 ~ A18)

FFFFFH	16-Kbyte BLOCK
FC000H	8-Kbyte PARAMETER BLOCK
FBFFFH	8-Kbyte PARAMETER BLOCK
FA000H	8-Kbyte PARAMETER BLOCK
F9FFFH	8-Kbyte PARAMETER BLOCK
F8000H	96-Kbyte MAIN BLOCK
F7FFFH	128-Kbyte MAIN BLOCK
E0000H	128-Kbyte MAIN BLOCK
DFFFFH	128-Kbyte MAIN BLOCK
C0000H	128-Kbyte MAIN BLOCK
BFFFFH	128-Kbyte MAIN BLOCK
A0000H	128-Kbyte MAIN BLOCK
9FFFFH	128-Kbyte MAIN BLOCK
80000H	128-Kbyte MAIN BLOCK
7FFFFH	128-Kbyte MAIN BLOCK
60000H	128-Kbyte MAIN BLOCK
5FFFFH	128-Kbyte MAIN BLOCK
40000H	128-Kbyte MAIN BLOCK
3FFFFH	128-Kbyte MAIN BLOCK
20000H	128-Kbyte MAIN BLOCK
1FFFFH	128-Kbyte MAIN BLOCK
00000H	128-Kbyte MAIN BLOCK

MX29L8100G Memory Map

(Word Mode Addr. A0 ~ A18)

7FFFFH	16-Kbyte BLOCK
7E000H	8-Kbyte PARAMETER BLOCK
7DFFFH	8-Kbyte PARAMETER BLOCK
7D000H	8-Kbyte PARAMETER BLOCK
7CFFFH	8-Kbyte PARAMETER BLOCK
7C000H	96-Kbyte MAIN BLOCK
7BFFFH	128-Kbyte MAIN BLOCK
70000H	128-Kbyte MAIN BLOCK
6FFFFH	128-Kbyte MAIN BLOCK
60000H	128-Kbyte MAIN BLOCK
5FFFFH	128-Kbyte MAIN BLOCK
50000H	128-Kbyte MAIN BLOCK
4FFFFH	128-Kbyte MAIN BLOCK
40000H	128-Kbyte MAIN BLOCK
3FFFFH	128-Kbyte MAIN BLOCK
30000H	128-Kbyte MAIN BLOCK
2FFFFH	128-Kbyte MAIN BLOCK
20000H	128-Kbyte MAIN BLOCK
1FFFFH	128-Kbyte MAIN BLOCK
10000H	128-Kbyte MAIN BLOCK
0FFFFH	128-Kbyte MAIN BLOCK
00000H	128-Kbyte MAIN BLOCK

MX29L8100G Memory Map

The diagram illustrates the internal architecture of the MX29L8100G Flash Array. The central component is the **MX29L8100G FLASH ARRAY**, which is divided into four quadrants: **X-DECODER**, **Y-DECODER**, **Y-PASS GATE**, and **ARRAY SOURCE HV**.

Control and Addressing: On the left, control signals \overline{CE} , \overline{OE} , \overline{WE} , and **BYTE** are inputs to the **CONTROL INPUT LOGIC** block. Address signals **Q15/A-1** and **A0-A18** are inputs to the **ADDRESS LATCH AND BUFFER** block. The **CONTROL INPUT LOGIC** block is connected to the **ADDRESS LATCH AND BUFFER** block and the **PROGRAM/ERASE HIGH VOLTAGE** block.

High Voltage and Array Control: The **PROGRAM/ERASE HIGH VOLTAGE** block provides high voltage to the **FLASH ARRAY** and the **ARRAY SOURCE HV** block. The **ARRAY SOURCE HV** block is connected to the **FLASH ARRAY** and the **PGM DATA HV** block.

Data Path and I/O: The **FLASH ARRAY** is connected to the **Y-PASS GATE** block, which in turn connects to the **SENSE AMPLIFIER** block. The **SENSE AMPLIFIER** block is connected to the **I/O BUFFER** block. The **I/O BUFFER** block is connected to the **ADDRESS LATCH AND BUFFER** block and the **COMMAND DATA LATCH** block. The **PGM DATA HV** block is connected to the **PAGE PROGRAM DATA LATCH** block, which is connected to the **I/O BUFFER** block.

Command and State Machine: On the right, the **WRITE STATE MACHINE (WSM)** block is connected to the **COMMAND INTERFACE REGISTER (CIR)** block, the **COMMAND DATA DECODER** block, and the **COMMAND DATA LATCH** block. The **COMMAND DATA DECODER** block is connected to the **COMMAND DATA LATCH** block. The **COMMAND DATA LATCH** block is connected to the **ADDRESS LATCH AND BUFFER** block and the **I/O BUFFER** block.

Table 1 .PIN DESCRIPTIONS

SYMBOL	TYPE	NAME AND FUNCTION
A0 - A18	INPUT	ADDRESS INPUTS: for memory addresses. Addresses are internally latched during a write cycle.
Q0 - Q7	INPUT/OUTPUT	LOW-BYTE DATA BUS: Input data and commands during Command Interface Register(CIR) write cycles. Outputs array, status, identifier data, and page buffer in the appropriate read mode. Float to tri-state when the chip is deselected or the outputs are disabled.
Q8-Q14	INPUT/OUTPUT	HIGH-BYTE DATA BUS:Input data during x16 Data-Write operations. Outputs array, identifier data in the appropriate read mode; not used for status register reads. Floated when the chip is de-selected or the outputs are disabled.
Q15/A-1	INPUT/OUTPUT	Selectes between high-byte data INPUT/OUTPUT ($\overline{\text{BYTE}}=\text{HIGH}$) and LSB ADDRESS ($\overline{\text{BYTE}}=\text{LOW}$)
$\overline{\text{BYTE}}$	INPUT	BYTE ENABLE: $\overline{\text{BYTE}}$ Low places device in x8 mode. All data is then input or output on Q0~7 and Q8~14 float. Address Q15/A-1 selectes between the high and low byte. $\overline{\text{BYTE}}$ high places the device in x16 mode, and turns off the Q15/A-1 input buffer. Address A0, then becomes the lowest order address.
$\overline{\text{CE}}$	INPUT	CHIP ENABLE INPUTS: Activate the device's control logic, input buffers, decoders and sense amplifiers. With $\overline{\text{CE}}$ high, the device is deselected and power consumption reduces to Standby level upon completion of any current program or erase operations. $\overline{\text{CE}}$ must be low to select the device.
$\overline{\text{OE}}$	INPUT	OUTPUT ENABLES: Gates the device's data through the output buffers during a read cycle. $\overline{\text{OE}}$ is active low.
$\overline{\text{WE}}$	INPUT	WRITE ENABLE: Controls writes to the Command Interface Register(CIR). $\overline{\text{WE}}$ is active low.
VCC		DEVICE POWER SUPPLY(3.0 V - 3.6 V)
GND		GROUND

1.3 BUS OPERATION

Flash memory reads, erases and writes in-system via the local CPU . All bus cycles to or from the flash memory conform to standard microprocessor bus cycles. These bus operations are summarized below.

Table2-1 MX29L8100G Bus Operations for Byte-Wide Mode ($\overline{\text{BYTE}}=\text{VIL}$)

Mode	Notes	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	A0	A1	A9	Q0-Q7	Q8-Q14	Q15/A-1
Read		VIL	VIL	VIH	X	X	X	DOUT	HighZ	VIL/VIH
Output Disable		VIL	VIH	VIH	X	X	X	High Z	HighZ	X
Standby		VIH	X	X	X	X	X	High Z	HighZ	
Manufacturer ID		VIL	VIL	VIH	VIL	VIL	VHH	C2H	HighZ	VIL
Device ID		VIL	VIL	VIH	VIH	VIL	VHH	85H	HighZ	VIL
Write		VIL	VIH	VIL	X	X	X	DIN	HighZ	VIL/VIH

NOTES :1. X can be VIH or VIL for address or control pins.
 2. VHH = 11.5V- 12.5V.
 3. Q15/A-1=VIL, Q0~Q7=D0~D7 out, Q15/A-1=VIH, Q0~Q7=D8~D15 out

Table2-2 MX29L8100G Bus Operations for Word-Wide Mode ($\overline{\text{BYTE}}=\text{VIH}$)

Mode	Notes	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	A0	A1	A9	Q0-Q7	Q8-Q14	Q15/A-1
Read		VIL	VIL	VIH	X	X	X	DOUT	DOUT	DOUT
Output Disable		VIL	VIH	VIH	X	X	X	High Z	HighZ	HighZ
Standby		VIH	X	X	X	X	X	High Z	HighZ	HighZ
Manufacturer ID		VIL	VIL	VIH	VIL	VIL	VHH	C2H	00H	0B
Device ID		VIL	VIL	VIH	VIH	VIL	VHH	85H	00H	0B
Write		VIL	VIH	VIL	X	X	X	DIN	DIN	DIN

NOTES :1.X can be VIH or VIL for address or control pins.
 2. VHH = 11.5V- 12.5V.

1.4 WRITE OPERATIONS

The Command Interface Register (CIR) is the interface between the microprocessor and the internal chip controller. Device operations are selected by writing specific address and data sequence into the CIR, using standard microprocessor write timings. Writing incorrect data value or writing them in improper sequence will reset the device to the read mode.(read array or read buffer) Table 3 defines the valid command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) are valid only while an erase operation is in progress and will be

ignored in other circumstance. There are four read modes: Read Array, Read Silicon ID, Read Status Register, and Read Page Buffer. For Program and Erase inform the internal state machine that a program or erase sequence has been requested. During the execution of program or erase operation, the state machine will control the program /erase sequence. After the state machine has completed its task, it will set bit 7 of the Status Register (SR. 7) to a "1", which indicates that the CIR can respond to the full command set.

**TABLE 3. COMMAND DEFINITIONS**

Command Sequence		Read/Reset	Silicon ID Read	Page/Byte Program	Chip Erase	Block Erase	Erase Suspend	Erase Resume	Sleep Mode
Bus Write Cycles Required		1	4	4	6	6	1	1	3
First Bus Write Cycle	Addr	XXXXH	5555H	5555H	5555H	5555H	XXXXH	XXXXH	5555H
	Data	F0H	AAH	AAH	AAH	AAH	B0H	30H	AAH
Second Bus Write Cycle	Addr	RA	2AAAH	2AAAH	2AAAH	2AAAH			2AAAH
	Data	RD	55H	55H	55H	55H			55H
Third Bus Write Cycle	Addr		5555H	5555H	5555H	5555H			5555H
	Data		90H	A0H	80H	80H			C0H
Fourth Bus Read/Write Cycle	Addr		00H/01H	PA	5555H	5555H			
	Data		C2H/85H	PD	AAH	AAH			
Fifth Bus Write Cycle	Addr				2AAAH	2AAAH			
	Data				55H	55H			
Sixth Bus Write Cycle	Addr				5555H	SA			
	Data				10H	30H			

COMMAND DEFINITIONS(continue Table 3.)

Command Sequence		Read Page Read	Write Page Buffer	Read Status Register	Clear Status Register	Clear Buffer
Bus Write Cycles Required		4	4	3	3	3
First Bus	Addr	5555H	5555H	5555H	5555H	5555H
Write Cycle	Data	AAH	AAH	AAH	AAH	AAH
Second Bus	Addr	2AAAH	2AAAH	2AAAH	2AAAH	2AAAH
Write Cycle	Data	55H	55H	55H	55H	55H
Third Bus	Addr	5555H	5555H	5555H	5555H	5555H
Write Cycle	Data	75H	E0H	70H	50H	04H
Fourth Bus	Addr	PA	PA			
Read/Write Cycle	Data	PD	PD			
Fifth Bus	Addr					
Write Cycle	Data					
Sixth Bus	Addr					
Write Cycle	Data					

Notes:

- Address bit A15 -- A18 = X = Don't care for all address commands except for Program Address(PA) and Sector Address(SA). 5555H and 2AAAH address command codes stand for Hex number starting from A0 to A14.
- Bus operations are defined in Table 2.
- RA = Address of the memory location to be read.
PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the \overline{WE} pulse.
SA = Address of the block to be erased. The combination of A12 -- A18 will uniquely select any block.
- RD = Data read from location RA during a read operation.
PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} .
- Erase can be suspended during sector erase with Addr = don't care, Data = B0H
- Erase can be resumed after suspend with Addr = don't care, Data = 30H.
- Clear Buffer set all buffer data to 1.
- Only Q0~Q7 command data is taken, Q8~Q15=Don't care

2.0 DEVICE OPERATION

2.1 SILICON ID READ

The Silicon ID Read mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force VHH (11.5V~12.5V) on address pin A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A0 from VIL to VIH. All addresses are don't cares except A0 and A1.

The manufacturer and device codes may also be read via the command register, for instances when the MX29L8100G is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in Table 3.

Following the command write, a read cycle with A0 = VIL retrieves the manufacturer code of C2H. A read cycle with A0 = VIH returns the device code . MX29L8100G Device Code =85H

To terminate the operation, it is necessary to write the Read/Reset command sequence into the CIR.

Table 4. MX29L8100G Silion ID Codes and Verify Sector Protect Code

Type	A ₁₈ ~A ₂	A ₁	A ₀	Code(HEX)	DQ ₇	DQ ₆	DQ ₅	DQ ₄	DQ ₃	DQ ₂	DQ ₁	DQ ₀
Manufacturer Code	X	VIL	VIL	C2H	1	1	0	0	0	0	1	0
MX29L8100G Device Code	X	VIL	VIH	85H	1	0	0	0	0	1	0	1

MX29L8100G Manufacturer Code=C2H, Device Code=85H when $\overline{\text{BYTE}}$ =VIL.

2.2 READ/RESET COMMAND

The read or reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains ready for reads until the CIR contents are altered by a valid command sequence.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during

the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

The MX29L8100G is accessed like an EPROM. When $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are low and $\overline{\text{WE}}$ is high the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. This dual line control gives designers flexibility in preventing bus contention.

Note that the Read/Reset command is not valid when program or erase is in progress.

2.3 PAGE PROGRAM

To initiate Page program mode, a three-cycle command sequence is required. There are two "unlock" write cycles. These are followed by writing the page program command A0H. Any attempt to write to the device without the three-cycle command sequence will not start the internal Write State Machine (WSM), no data will be written to the device.

After three-cycle command sequence is given, a byte load is performed by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Maximum of 128 bytes of data may be loaded into each page.

2.3.1 BYTE-WIDE LOAD/WORD-WIDE LOAD

Byte(word) loads are used to enter the 128 bytes (64 words) of a page to be programmed or the software codes for data protection. A byte load (word load) is performed by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} .

Either byte-wide load or word-wide load is determined ($\overline{BYTE} = \overline{VIL}$ or \overline{VIH} is latched) on the falling edge of the \overline{WE} (or \overline{CE}) during the 3rd command write cycle.

2.3.2 PROGRAM

Any page to be programmed should have the page in the erased state first, i.e. performing sector erase is suggested before page programming can be performed.

The device is programmed on a page basis. If a byte of data within a page is to be changed, data for the entire page can be loaded into the device. Any byte that is not loaded during the programming of its page will be still in the erased state (i.e. FFH). Once the bytes of a page are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low

transition on \overline{WE} (or \overline{CE}) within 30us of the low to high transition of \overline{WE} (or \overline{CE}) of the preceding byte. A6 to A18 specify the page address, i.e., the device is page-aligned on 128 bytes boundary. The page address must be valid during each high to low transition of \overline{WE} or \overline{CE} . A-1 to A5 specify the byte address within the page. The byte may be loaded in any order; sequential loading is not required. If a high to low transition of \overline{CE} or \overline{WE} is not detected within 100us of the last low to high transition, the load period will end and the internal programming period will start. The load period will also end if the same address is consecutively loaded twice. The first data and address will be treated as normal data to be programmed. The second data needs to be "00" to terminate the load cycle. Other numbers besides "00" are reserved for future use.

The status of program can be determined by checking the Status Register. While the program operation is in progress, bit 7 of the Status Register (SR. 7) is "0". When the Status Register indicates that program is complete (when SR. 7 = 1), the Program Status bit should be checked to verify that the program operation was successful. If the program operation was unsuccessful, SR. 4 of the Status Register will be set to "1" to indicate a program failure. The Status Register should be cleared before attempting the next operation.

2.4 CHIP ERASE

Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command-80H. Two more "unlock" write cycles are then followed by the Chip Erase command 10H. Chip erase does not require the user to program the device prior to erase.

The Auto Chip Erase begins on the rising edge of the last \overline{WE} pulse in the command sequence and terminates when the status on SR.7 is "1". While the erase sequence is in progress, SR.7 of the Status Register is "0". When erase is complete, the Erase Status bit should be checked. If the erase operation was unsuccessful, SR.5 of the Status Register is set to a "1" to indicate an erase failure. Clear the Status Register before attempting the next operation.

2.5 BLOCK ERASE

Sector erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the set-up command 80H. Two more "unlock" write cycles are then followed by the sector erase command-30H. The sector address is latched on the falling edge of \overline{WE} , while the command (data) is latched on the rising edge of \overline{WE} . Only one sector can be erased at a time.

Sector erase does not require the user to program the device prior to erase. The system is not required to provide any controls or timings during these operations.

The AutomaticBlock Erase begins on the rising edge of the last \overline{WE} pulse in the command sequence and terminates when the data on SR.7 is "1". When erasing a block, the remaining unselected blocks are unaffected. During the execution of the Block Erase command, only the Erase Suspend and Erase Resume commands are allowed. The Erase Suspend/Resume command may be issued as many time as required. Similar to the Chip Erase mode, the Status Register should be checked when erase is complete.

2.6 ERASE SUSPEND AND RESUME

The Erase Suspend command is provided to allow the user to interrupt an erase sequence and then read data from a block other than that which is being erased. This command is applicable only during the erase operation. During the erase operation, writing the Erase Suspend command to the CIR will cause the internal state machine to pause the erase sequence at a predetermined point. The Status Register will indicate when the erase operation has been suspended.

Once in erase suspend, a Read Array command can be written to the CIR in order to read data from blocks not being erase suspended. The only other valid commands during erase suspend are Erase Resume and Read Status Register commands. Read Page Buffer command, however, is not applicable during erase suspend.

To resume the erase operation, the Erase Resume command 30H should be written to the CIR. Another Erase Suspend command can be written after the chip has resumed erasing.

Table5. Status Register Bit Definition

	WSMS	ESS	ES	PS	SLP
	7	6	5	4	2
SR.7 = WRITE STATE MACHINE STATUS(WSMS) 1 = Ready 0 = Busy	<p>NOTE : State machine bit must first be checked to determine Program or Erase completion, before the Program or Erase Status bits are checked for success.</p> <p>When Erase Suspend is issued, state machine halts execution and sets both WSMS and ESS bits to "1," ESS bit remains set to "1" until an Erase Resume command is issued.</p> <p>When this bit set to "1," state machine has applied the maximum number of erase pulses to the device and is still unable to successfully verify erasure.</p> <p>When this bit is set to "1," state machine has attempted but failed to program page data.</p> <p>When this bit is set to "1", the device is in sleep mode(deep power-down). Writing the Read Array command will wake up the device, and the device will return to standby.</p>				
SR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase in Progress/Completed					
SR.5 = ERASE STATUS 1 = Error in Erase 0 = Successful Erasure					
SR.4 = PROGRAM STATUS 1 = Error in Page/Byte Program 0 = Successful Page/Byte Program					
SR.2 = SLEEP STATUS 1 = Device in sleep mode 0 = Device not in sleep mode					
SR.3 = 0					
Others = Reserved for future enhancements					

2.7 STATUS REGISTER

The device contains a Status Register which may be read to determine when a Program or Erase operation is complete, and whether that operation completed successfully. The Status Register may be read at any time by writing the Read Status command to the command interface. After writing this command, all subsequent Read operations output data from the Status Register until another command is written to the command interface. A Read Array command must be written to the command interface to return to the read array mode. The Status Register bits are output on DQ[0:7].

In the word-wide(x16) mode the upper byte, DQ(8:15) is set to 00H during a Read status command, in the byte-wide mode, DQ(8:14) are tri-stated and DQ15/A-1 retains the low order address function.

The contents of the Status Register are latched on the falling edge of \overline{OE} or \overline{CE} , whichever occurs last in the read cycle. This prevents possible bus errors which might occur if the contents of the Status Register change while reading the Status Register. \overline{CE} or \overline{OE} must be toggled with each subsequent status read, or the completion of a Program or Erase operation will not be evident from the Status Register.

When the state machine is active, this register will indicate the status of the state machine, and will also hold the bits indicating whether or not the state machine was successful in performing the desired operation.

2.7.1 CLEARING THE STATUS REGISTER

The state machine sets status bits 4 through 7 to "1", and clears bits 6 and 7 to "0", but cannot clear status bits 4 and 5 to "0". Bits 4 and 5 can only be cleared by the controlling CPU through the use of the Clear Status Register command. These bits can indicate various error conditions. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several bytes or erasing multiple blocks in sequence). The Status Register may then be read to determine if an error occurred during that programming or erasure series. This adds flexibility to the way the device may be programmed or erased. Once an error occurred, the command Interface only responds to clear Status Register, Read Status Register and Read Array. To clear the Status Register,

the Clear Status Register command is written to the command interface. Then, any other command may be issued to the command interface. Note, again, that before read cycle can be initiated, a Read Array command must be written to the command interface to specify whether the read data is to come from the Memory Array, Status Register, Page Buffer, or silicon ID.

2.8 SLEEP MODE

The MX29L8100G features a software controlled low power modes: Sleep modes. Sleep mode is allowed during any current operations except that once Suspend command is issued, Sleep command is ignored. To activate Sleep mode, a three-bus cycle operation is required. The C0H command (Refer to Table 3) puts the device in the Sleep mode. Once in the Sleep mode and with CMOS input level applied, the power of the device is reduced to deep power-down current levels. The only power consumed is diffusion leakage, transistor subthreshold conduction, input leakage, and output leakage.

The Sleep command allows the device to complete its current operations before going into Sleep mode. During Sleep mode, Silicon ID codes remain valid and can still be read. The Device Sleep Status bit SR.2 will indicate that the device is in the sleep mode. The device is in read SR. mode during sleep mode.

Writing the Read/Reset command will wake up the device out of sleep mode. SR.2 is reset to "0" and device returns to standby current level.

2.9 PAGE BUFFER READ AND WRITE

The MX29L8100G has 128 Bytes of page buffers, which can work as SRAM to store temporary data for fast access purpose. To write data into page buffers, the Write Page Buffer command is written to the CIR. There are two "unlock" write cycles, followed by the command E0H. Loading data to page buffer is similar to that in Page Program. Sequential loading is not required. (A-1 to A5 in byte mode, or A0 to A5 in word mode) must be valid to specify byte address within the page buffers during each high-to-low transition of \overline{WE} or \overline{CE} . Each new byte to be stored must have its high-to-low transition of \overline{WE} or \overline{CE} within 30 us of the low-to-high transition of \overline{WE} or \overline{CE} of the preceding byte. Otherwise, the Write Page Buffer mode is terminated automatically.

To read data from the page buffer, the Read Page Buffer command is written to the CIR. There are two "unlock" write cycles, which are followed by the command 75H. Each subsequent toggle of address (or \overline{OE} , \overline{CE}) will read data from the specified byte address of the page buffer (A-1 to A5 in byte mode or A0 to A5 in word mode). To terminate the operation, it is necessary to write the Read/Reset command sequence into the CIR.

2.9.1 BYTE-WIDE LOAD/WORD-WIDE LOAD

Byte(word) loads are used to enter the 128 bytes (64 words) of a page to be programmed or the software codes for data protection. A byte load (word load) is performed by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low respectively) and \overline{OE} high. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} .

Either byte-wide load or word-wide load is determined ($\overline{BYTE} = V_{IL}$ or V_{IH} is latched) on the falling edge of the \overline{WE} (or \overline{CE}) during the 3rd command write cycle.

3.0 DATA PROTECTION

The MX29L8100G is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read Array mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transitions or system noise.

3.1 LOW VCC WRITE INHIBIT

To avoid initiation of a write cycle during VCC power-up and power-down, a write cycle is locked out for VCC less than VLKO (typically 1.8V). If $VCC < VLKO$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the VCC level is greater than VLKO. It is the user's responsibility to ensure that the control pins are logically correct to prevent unintentional write when VCC is above VLKO.

3.2 WRITE PULSE "GLITCH" PROTECTION

Noise pulses of less than 5ns (typical) on \overline{CE} or \overline{WE} will not initiate a write cycle.

3.3 LOGICAL INHIBIT

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.


Figure 1. AUTO PAGE PROGRAM FLOW CHART



Figure 2. AUTO ERASE FLOW CHART


Figure 3. ERASE SUSPEND/ERASE RESUME FLOW CHART



5.0 ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Temperature	-40°C to 85°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to VCC + 4.5
Applied Output Voltage	-0.5V to VCC + 0.6
VCC to Ground Potential	-0.5V to 5.5V
A9	-0.5V to 13.0V

OPERATING RANGES

RATING	VALUE
Ambient Temperature	0°C to 70°C (Comm.)
Vcc Supply Voltage	3.0 V to 3.6 V

NOTICE:

1.This document contains information on product in the dsign phase of development. Revised information will be published when the product is available.

2.Specifications contained within the following tables are subject to change.


WARNING:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.


CAPACITANCE TA = 25°C, f = 1.0 MHz

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
CIN	Input Capacitance			14	pF	VIN = 0V
COUT	Output Capacitance			16	pF	VOUT = 0V

SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS



5.1 DC CHARACTERISTICS V_{cc} = 3.0V to 3.6V

SYMBOL	PARAMETER	NOTES	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
IIL	Input Load Current	1			±1	uA	VCC = VCC Max VIN = VCC or GND
ILO	Output Leakage Current	1			±10	uA	VCC = VCC Max VIN = VCC or GND
ISB1	VCC Standby Current(CMOS)	1		20	30	uA	VCC = VCC Max \overline{CE} = VIH
ISB2	VCC Standby Current(TTL)			1	2	mA	VCC = VCC Max \overline{CE} = VIH
ICC1	VCC Read Current	1		20	35	mA	VCC = VCC Max f = 10MHz, IO _{UT} = 0 mA
ICC2	VCC Erase Suspend Current	1,2			5	mA	\overline{CE} = VIH Block Erase Suspended
ICC3	VCC Program Current	1		15	30	mA	Program in Progress
ICC4	VCC Erase Current	1		15	30	mA	Erase in Progress
VIL	Input Low Voltage	3	-0.3		0.6	V	
VIH	Input High Voltage	4	2.0		VCC+0.3	V	
VOL	Output Low Voltage				0.45	V	IOL = 2.1mA, V _{cc} = V _{cc} Min
VOH	Output High Voltage		2.4			V	IOH = -100uA, V _{cc} = V _{cc} Min

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at VCC = 3.0V, T = 25°C. These currents are valid for all product versions (package and speeds).
2. ICC2 is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of ICC2 and ICC1.
3. VIL min. = -1.0V for pulse width ≤ 50ns.
VIL min. = -2.0V for pulse width ≤ 20ns.
4. VIH max. = VCC + 1.5V for pulse width ≤ 20ns. If VIH is over the specified maximum value, read operation cannot be guaranteed.

5.2 AC CHARACTERISTICS --- READ OPERATIONS

SYMBOL	DESCRIPTIONS	29L8100G-10		29L8100G-12		UNIT	CONDITIONS
		MIN.	MAX.	MIN.	MAX.		
tACC	Address to Output Delay		100		120	ns	$\overline{CE}=\overline{OE}=V_{IL}$
tCE	\overline{CE} to Output Delay		100		120	ns	$\overline{OE}=V_{IL}$
tOE	\overline{OE} to Output Delay		60		75	ns	$\overline{CE}=V_{IL}$
tDF(1)	\overline{OE} High to Output Delay	0	55	0	55	ns	$\overline{CE}=V_{IL}$
tOH	Address to Output hold	0		0		ns	$\overline{CE}=\overline{OE}=V_{IL}$
tBACC	\overline{BYTE} to Output Delay		100		120	ns	$\overline{CE}=\overline{OE}=V_{IL}$
tBHZ	\overline{BYTE} Low to Output in HighZ		55		55	ns	$\overline{CE}=V_{IL}$

TEST CONDITIONS:

- Input pulse levels: 0.45V/2.4V
- Input rise and fall times: 5ns
- Output load: 1TTL gate+50pF(Including scope and jig)
- Reference levels for measuring timing: 1.5V

NOTE:

1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

Figure 6.1 READ TIMING WAVEFORMS






Figure 6.2 BYTE TIMING WAVEFORMS



5.3 AC CHARACTERISTICS --- WRITE/ERASE/PROGRAM OPERATIONS

SYMBOL	DESCRIPTIONS	29L8100G-10		29L8100G-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
tWC	Write Cycle Time	120		150		ns
tAS	Address Setup Time	0		0		ns
tAH	Address Hold Time	60		60		ns
tDS	Data Setup Time	50		50		ns
tDH	Data Hold Time	10		10		ns
tOES	Output Enable Setup Time	0		0		ns
tCES	$\overline{\text{CE}}$ Setup Time	0		0		ns
tGHWL	Read Recover Time Before Write	0		0		ns
tCS	CE Setup Time	0		0		ns
tCH	$\overline{\text{CE}}$ Hold Time	0		0		ns
tWP	$\overline{\text{Write}}$ Pulse Width	60		60		ns
tWPH	Write Pulse Width High	40		40		ns
tBALC	Byte Address Load Cycle	0.2	30	0.2	30	us
tBAL	Byte Address Load Time	100		100		us
tSRA	Status Register Access Time	100		120		ns
tCESR	$\overline{\text{CE}}$ Setup before S.R. Read	100		100		ns
tVCS	VCC Setup Time	2		2		us

Figure 7. COMMAND WRITE TIMING WAVEFORMS



NOTE: $\overline{\text{BYTE}}$ pin is treated as Address pin. All timing specifications for $\overline{\text{BYTE}}$ pin are the same as those for address pin.

Figure 8. AUTOMATIC PAGE PROGRAM/WRITE PAGE BUFFER TIMING WAVEFORMS






Figure 9. AUTOMATIC BLOCK/CHIP ERASE TIMING WAVEFORMS




5.4 AC CHARACTERISTICS --- WRITE/ERASE/PROGRAM OPERATIONS (Alternate $\overline{\text{CE}}$ Controlled)

SYMBOL	DESCRIPTIONS	29L8100G-10		29L8100G-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
tWC	Write Cycle Time	120		150		ns
tAS	Address Setup Time	10		10		ns
tAH	Address Hold Time	60		60		ns
tDS	Data Setup Time	50		50		ns
tDH	Data Hold Time	10		10		ns
tOES	Output Enable Setup Time	0		0		ns
tCES	$\overline{\text{CE}}$ Setup Time	0		0		ns
tGHWL	Read Recover TimeBefore Write	0		0		ns
tWS	$\overline{\text{WE}}$ Setup Time	0		0		ns
tWH	$\overline{\text{WE}}$ Hold Time	0		0		ns
tCP	$\overline{\text{CE}}$ Pulse Width	60		60		ns
tCPH	$\overline{\text{CE}}$ Pulse Width High	40		40		ns
tVCS	VCC Setup Time	2		2		uA

Figure 10. COMMAND WRITE TIMING WAVEFORMS(Alternate $\overline{\text{CE}}$ Controlled)



NOTE: $\overline{\text{BYTE}}$ pin is treated as Address pin. All timing specifications for $\overline{\text{BYTE}}$ pin are the same as those for address pin.

Figure 11. AUTOMATIC PAGE PROGRAM TIMING WAVEFORM(Alternate $\overline{\text{CE}}$ Controlled)




5.5 ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	MIN.	LIMITS		UNITS
		TYP.	MAX.	
Chip/Sector Erase Time		50	1000	ms
Page Programming Time		5	100	ms
Chip Programming Time		40	200	sec

5.6 LATCHUP CHARACTERISTICS

	MIN.	MAX.
Input Voltage with respect to GND on all pins except I/O pins	-1.0V	13.5V
Input Voltage with respect to GND on all I/O pins	-1.0V	V _{cc} + 1.0V
Current	-100mA	+100mA
Includes all pins except V _{cc} . Test conditions: V _{cc} = 3.0V, one pin at a time.		



MX29L8100G

MACRONIX INTERNATIONAL Co., LTD.

HEADQUARTERS:

TEL: +886-3-578-8888

FAX: +886-3-578-8887

EUROPE OFFICE:

TEL: +32-2-456-8020

FAX: +32-2-456-8021

JAPAN OFFICE:

TEL: +81-44-246-9100

FAX: +81-44-246-9105

SINGAPORE OFFICE:

TEL: +65-747-2309

FAX: +65-748-4090

TAIPEI OFFICE:

TEL: +886-3-509-3300

FAX: +886-3-509-2200

MACRONIX AMERICA, INC.

TEL: +1-408-453-8088

FAX: +1-408-453-8488

CHICAGO OFFICE:

TEL: +1-847-963-1900

FAX: +1-847-963-1909

[http : //www.macronix.com](http://www.macronix.com)