

1M-BIT [128K x 8] CMOS EPROM

FEATURES

- 128K x 8 organization
- Single +5V power supply
- +12.5V programming voltage
- Fast access time: 45/55/70/90/100/120/150 ns
- Totally static operation
- Completely TTL compatible

- Operating current: 30mAStandby current: 100uA
- Package type:
 - 32 pin plastic DIP
 - 32 pin SOP
 - 32 pin PLCC
 - 32 pin TSOP

GENERAL DESCRIPTION

The MX27C1000/1001 is a 5V only, 1M-bit, ultraviolet Erasable Programmable Read Only Memory. It is organized as 128K words by 8 bits per word, operates from a single + 5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming outside from the system, existing EPROM programmers may be used. The


MX27C1000/1001 supports an intelligent fast programming algorithm which can result in programming time of less than thirty seconds.

This EPROM is packaged in industry standard 32 pin dual-in-line packages, 32 lead PLCC, 32 lead SOP, and 32 lead TSOP packages.


PIN CONFIGURATIONS PDIP/SOP

				_	
VPP [1		32	þ	VCC
A16 🛭	2		31	Þ	PGM
A15 [3		30	Þ	NC
A12 [4		29	Þ	A14
A7 [5		28	Ы	A13
A6 [6	8	27	\vdash	A8
A5 [7	9	26	Þ	A9
A4 [8	δ	25	\vdash	A11
A3 [9	MX27C1000	24	Ы	ŌĒ
A2 [10	ŝ	23	Þ	A10
A1 [11	_	22	Ь	CE
A0 [12		21	Ы	Q7
Q0 [13		20	Ь	Q6
Q1 [14		19	Ы	Q5
Q2 [15		18	Ь	Q4
GND [16		17	Ь	Q3
				_	


PDIP/SOP(MX27C1001)



PLCC




TSOP(MX27C1000)





BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	PIN NAME
A0~A16	Address Input
Q0~Q7	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
PGM	Programmable Enable Input
VPP	Program Supply Voltage
NC	No Internal Connection
VCC	Power Supply Pin (+5V)
GND	Ground Pin

FUNCTIONAL DESCRIPTION

THE PROGRAMMING OF THE MX27C1000/1001

When the MX27C1000/1001 is delivered, or it is erased, the chip has all 1M bits in the "ONE" or HIGH state. "ZEROs" are loaded into the MX27C1000 through the procedure of programming.

For programming, the data to be programmed is applied with 8 bits in parallel to the data pins.

Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp. When programming an MXIC EPROM, a 01.uF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.

FAST PROGRAMMING

The device is set up in the fast programming mode when the programming voltage VPP = 12.75V is applied, with VCC = 6.25 V and \overline{PGM} = VIL(or \overline{OE} = VIH) (Algorithm is shown in Figure 1). The programming is achieved by applying a single TTL low level 100us pulse to the \overline{PGM} input after addresses and data line are stable. If the data is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at VCC = VPP = 5V \pm 10%.

PROGRAM INHIBIT MODE

Programming of multiple MX27C1000/1001s in parallel with different data is also easily accomplished by using the Program Inhibit Mode. Except for \overline{CE} and \overline{OE} , all like inputs of the parallel MX27C1000/1001 may be common. A TTL low-level program pulse applied to an MX27C1000/1001 \overline{CE} input with VPP = 12.5 \pm 0.5 V and \overline{PGM} \underline{LOW} will program that MX27C1000/1001. A high-level \overline{CE} input inhibits the other MX27C1000/1001s from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly programmed. The verification should be performed with \overline{OE} and \overline{CE} at VIL, PGM at VIH, and VPP at its programming voltage.

AUTO IDENTIFY MODE



To activate this mode, the programming equipment must force $12.0 \pm 0.5 \text{ V}$ on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27C1000/1001, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

READ MODE

The MX27C1000/1001 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from \overline{CE} to output (tCE). Data is available at the outputs tQE after the falling edge of \overline{OE} , assuming that \overline{CE} has been LOW and addresses have been stable for at least tACC - tQE.

STANDBY MODE

The MX27C1000/1001 has a CMOS standby mode which reduces the maximum VCC current to 100 uA. It is placed in CMOS standby when $\overline{\text{CE}}$ is at VCC \pm 0.3 V. The MX27C1000/1001 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation,
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as

the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between VCC and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 uF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.



MODE SELECT TABLE


				PINS			
MODE	CE	OE	PGM	Α0	A9	VPP	OUTPUTS
Read	VIL	VIL	Х	Х	Х	VCC	DOUT
Output Disable	VIL	VIH	Х	Х	Х	VCC	High Z
Standby (TTL)	VIH	Х	Х	Х	Х	VCC	High Z
Standby (CMOS)	VCC±0.3V	Х	Х	Х	Х	VCC	High Z
Program	VIL	VIH	VIL	Х	Х	VPP	DIN
Program Verify	VIL	VIL	VIH	Х	Х	VPP	DOUT
Program Inhibit	VIH	Х	Х	Х	Х	VPP	High Z
Manufacturer Code(3)	VIL	VIL	Х	VIL	VH	VCC	C2H
Device Code(27C1000)(3) VIL	VIL	Х	VIH	VH	VCC	0EH
Device Code(27C1001)(3) VIL	VIL	Х	VIH	VH	VCC	0FH

NOTES: 1. VH = $12.0 \text{ V} \pm 0.5 \text{ V}$ 2. X = Either VIH or VIL

3. A1 - A8 = A10 - A16 = VIL(For auto select)
4. See DC Programming Characteristics for VPP voltage during programming.




FIGURE 1. FAST PROGRAMMING FLOW CHART







SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS







ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	-40°C to 85°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
A9 & Vpp	-0.5V to 13.5V

NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

NOTICE:

Specifications contained within the following tables are subject to change.

DC/AC Operating Conditions for Read Operation

					MX27C1000	/1001		
		-45*	-55	-70	-90	-10	-12	-15
Operating	Commercial	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃
Temperature	Industrial		-40℃ to 85℃					
Vcc Power Su	ıpply	5V ± 5%	5V ± 5%	5V ± 10%	5V ±10%	5V ± 10%	5V ± 10%	5V ± 10%

^{*}Note:45ns for MX27C1000 only

DC CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.2	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	uA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	uA	CE = VCC ± 0.3V
ICC2	VCC Standby Current		1.5	mA	CE = VIH
ICC1	VCC Active Current		30	mA	CE = VIL, f=5MHz, lout = 0mA
IPP	VPP Supply Current Read		10	uA	CE = VIL, VPP = 5.5V

CAPACITANCE TA = 25°C, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS	
CIN	Input Capacitance	8	12	pF	VIN = 0V	
COUT	Output Capacitance	8	12	pF	VOUT = 0V	
Vpp	VPP Capacitance	18	25	pF	VPP = 0V	



AC CHARACTERISTICS

		27C1	1000	27C100	0/1001	27C100	00/1001		
		-4	5	-5	5	-7	70		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		45		55		70	ns	$\overline{CE} = \overline{OE} = VIL$
tCE	Chip Enable to Output Delay		45		55		70	ns	OE = VIL
tOE	Output Enable to Output Delay		25		30		35	ns	CE = VIL
tDF	OE High to Output Float,	0	17	0	20	0	20	ns	
	or CE High to Output Float								
tOH	Output Hold from Address,	0		0		0		ns	
	CE or OE which ever occurred to	rirst							

		27C100	0/1001	27C100	0/1001	27C100	00/1001	27C10	00/1001	l	
		-90	0	-10)	-1	2	-	15		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		90		100		120		150	ns	$\overline{CE} = \overline{OE} = VIL$
tCE	Chip Enable to Output Delay		90		100		120		150	ns	OE = VIL
tOE	Output Enable to Output Delay		40		45		50		65	ns	CE = VIL
tDF	OE High to Output Float,	0	25	0	30	0	35	0	50	ns	
	or CE High to Output Float										
tOH	Output Hold from Address,	0		0		0		0		ns	
	CE or OE which ever occurred	first									

DC PROGRAMMING CHARACTERISTICS $TA = 25^{\circ}C \pm 5^{\circ}C$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.40mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
VH	A9 Auto Select Voltage	11.5	12.5	V	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	$\overline{CE} = \overline{PGM} = VIL,$
					OE = VIH
VCC1	Fast Programming Supply Voltage	6.00	6.50	V	
VPP1	Fast Programming Voltage	12.5	13.0	V	




AC PROGRAMMING CHARACTERISTICS $TA = 25^{\circ}C \pm 5^{\circ}C$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time	2.0		us	
tOES	OE Setup Time	2.0		us	
tDS	Data Setup Time	2.0		us	
tAH	Address Hold Time	0		us	
tDH	Data Hold Time	2.0		us	
tDFP	Output Enable to Output Float Delay	0	130	ns	
tVPS	VPP Setup Time	2.0		us	
tPW	PGM Program Pulse Width	95	105	us	
tVCS	VCC Setup Time	2.0		us	
tCES	CE Setup Time	2.0		us	
tOE	Data valid from OE		150	ns	


WAVEFORMS

READ CYCLE





FAST PROGRAMMING ALGORITHM WAVEFORMS





PLASTIC PACKAGE

PART NO.	ACCESS TIME(ns)	OPERATING	STANDBY	OPERATING	PACKAGE
		CURRENT MAX.(mA)	CURRENT MAX.(uA)	TEMPERATURE	
MX27C1000PC-45	45	30	100	0℃ to 70℃	32 PIN DIP
MX27C1000MC-45	45	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-45	45	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-45	45	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1000PC-55	55	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-55	55	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-55	55	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-55	55	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-55	55	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-55	55	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-70	70	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-70	70	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-70	70	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-70	70	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-70	70	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-70	70	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-90	90	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-90	90	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-90	90	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-90	90	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-90	90	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-90	90	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-10	100	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-10	100	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-10	100	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-10	100	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-10	100	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-10	100	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-12	120	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-12	120	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-12	120	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-12	120	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-12	120	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-12	120	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000PC-15	150	30	100	0℃ to 70℃	32 Pin DIP
MX27C1000MC-15	150	30	100	0℃ to 70℃	32 Pin SOP
MX27C1000QC-15	150	30	100	0℃ to 70℃	32 Pin PLCC
MX27C1000TC-15	150	30	100	0℃ to 70℃	32 Pin TSOP
MX27C1001MC-15	150	30	100	0℃ to 70℃	32 Pin SOP
MX27C1001PC-15	150	30	100	0℃ to 70℃	32 Pin DIP



ORDER INFORMATION(CONTINUED) PLASTIC PACKAGE


PART NO.	ACCESS TIME(ns)	OPERATING	STANDBY	OPERATING	PACKAG
		CURRENT MAX.(mA)	CURRENT MAX.(uA)	TEMPERATURE	
MX27C1000PI-55	55	30	100	-40℃ to 85℃	32 Pin DIP
MX27C1000MI-55	55	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-55	55	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-55	55	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C1000PI-70	70	30	100	-40℃ to 85℃	32 Pin DIP
MX27C1000MI-70	70	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-70	70	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-70	70	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C1000PI-90	90	30	100	-40℃ to 85℃	32 Pin DIP
MX27C1000MI-90	90	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-90	90	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-90	90	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C1000PI-12	120	30	100	-40℃ to 85℃	32 Pin DIP
MX27C1000MI-12	120	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-12	120	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-12	120	30	100	-40℃ to 85℃	32 Pin TSOP
MX27C1000PI-15	150	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000MI-12	120	30	100	-40℃ to 85℃	32 Pin SOP
MX27C1000QI-15	150	30	100	-40℃ to 85℃	32 Pin PLCC
MX27C1000TI-15	150	30	100	-40℃ to 85℃	32 Pin TSOP




PACKAGE INFORMATION


32-PIN PLASTIC DIP(600 mil)

ITEM	MILLIMETERS	INCHES	
Α	42.13 max.	1.660 max.	
В	1.90 [REF]	.075 [REF]	
С	2.54 [TP]	.100 [TP]	
D	.46 [Typ.]	.018 [Typ.]	
Е	38.07	1.500	
F	1.27 [Typ.]	.050 [Typ.]	
G	3.30 ± .25	.130 ± .010	
Н	.51 [REF]	.020 [REF]	
I	3.94 ± .25	.155 ± .010	
J	5.33 max.	.210 max.	
K	15.22 ± .25	.600 ± .010	
L	13.97 ± .25	.550 ± .010	
M	.25 [Typ.]	.010 [Typ.]	






32-PIN PLASTIC SOP (450 mil)



NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.






PACKAGE INFORMATION(Continued)

32-PIN PLASTIC LEADED CHIP CARRIER (PLCC)

ITEM	MILLIMETERS	INCHES	← B
Α	12.44 ± .13	.490 ± .005	32 30
В	11.50 ± .13	.453 ± .005	5 🗍
С	14.04 ± .13	.553 ± .005	
D	14.98 ± .13	.590 ± .005	
Е	1.93	.076	
F	3.30 ± .25	.130 ± .010	9 25 C D
G	2.03 ± .13	.080 ± .005	d b l
Н	.51 ± .13	.020 ± .005	d b l
I	1.27 [Typ.]	.050 [Typ.]	d b l
J	.71[REF]	.028[REF]	13 21
K	.46 [REF]	.018 [REF]	
L	10.40/12.94	.410/.510	14 17 20
	(W) (L)	(W) (L)	
М	.89 R	.035 R	, → E E ←
N	.25 (TYP.)	.010 (TYP.)	F T T T T T T T T T T T T T T T T T T T
mm	h lead centerline is lead inchange [.01 inch] of its true imum material condition	position [TP] at	G H+ G H- M

32-PIN PLASTIC TSOP





Revision History

Revision No.	Description	Page	Date
5.0	1) Reduce operating current change from 40mA to 30mA.		5/28/1997
	2) Eliminate Interactive Programming Mode.		
	3) Add 27C1001 pin configuration.		
5.1	IPP 100uA> 10uA		8/08/1997
5.2	Change TSOP Orientation		4/09/1998
5.3	27C1000CDIP 70/90/100/120/150ns speed grades deleted from		5/07/1998
	ordering information.		
5.4	Add 55ns speed grade parts for industrial grade	P6,7,13	5/10/1999
5.5	Cancel 32pin ceramic DIP Package	P1,2,11,13,14	FEB/25/2000



MACRONIX INTERNATIONAL CO., LTD.

HEADQUARTERS:

TEL:+886-3-578-6688 FAX:+886-3-563-2888

EUROPE OFFICE:

TEL:+32-2-456-8020 FAX:+32-2-456-8021

JAPAN OFFICE:

TEL:+81-44-246-9100 FAX:+81-44-246-9105

SINGAPORE OFFICE:

TEL:+65-348-8385 FAX:+65-348-8096

TAIPEI OFFICE:

TEL:+886-2-509-3300 FAX:+886-2-509-2200

MACRONIX AMERICA, INC.

TEL:+1-408-453-8088 FAX:+1-408-453-8488

CHICAGO OFFICE:

TEL:+1-847-963-1900 FAX:+1-847-963-1909

http://www.macronix.com