

# MN3885S

## NTSC-Compatible CCD Video Signal Delay Element

### ■ Overview

The MN3885S is a CCD signal delay element for video signal processing applications.

It contains such components as a shift register clock driver, charge I/O blocks, two CCD delay elements, a clamp bias circuit, resampling output amplifiers, and booster circuits.

The MN3885S samples the input using the supplied clock signal with a frequency 7.15909 MHz of twice the NTSC color signal subcarrier frequency, and after adding in the attached filter delay, produces independent delays of 1 H (the horizontal scan period) each for the two lines.

### ■ Features

- Single 5.0 V power supply
- Single chip combining luminance signal delay line and delay line for color signal converted to the low frequency.
- Low EMI levels from clock during driving

### ■ Applications

- VCRs, Video cameras

### ■ Structure and Operation

The MN3885S consists of the operational blocks shown in the block diagram. The shift register has the structure shown in the supplementary diagram.

- Shift register clock driver


This block generates two transfer clock signals,  $\phi 1$  and  $\phi 2$ , synchronized with the 7.15909 MHz input clock signal.

It also generates the sampling clock signals  $\phi S$  and  $\phi S'$ , resampling clock signal  $\phi SH$ , and reset clock signal  $\phi R$  based on the timing control.

- Charge Input blocks

These blocks alter the analog input signals from the VINC and VINY pins on their way to the shift registers. One adds the bias voltage specified with the bias circuit to the analog signal from the VINC pin. The other applies an "L" level clamp voltage from the clamp circuit to the analog signal from the VINY pin.

### ■ Pin Assignment



- Analog shift registers

These blocks sample the shift register input signals with the sampling clock, and convert the results to charges, and use transfer clocks  $\phi 1$  and  $\phi 2$  to transfer the results to the following block.

- Charge detection blocks

These convert the signal charges from the final stage of the analog shift registers into voltage signals.

- Resampling output amplifiers

In the output stage of this blocks, the voltage signal is executed Sample-and-Hold by resampling, and is outputted at signal output pin of VOC (1-pin) and VOY (4-pin).

- Bias circuit

This circuit applies a bias voltage to the analog signal from VINC (pin 8) to optimize it for the shift register.


- Clamp circuit

This circuit applies an "L" level clamp to the analog signal from VINY (pin 5) to optimize it for the shift register.

- Booster circuits

These generate reset drain voltages.

■ Block Diagram



## ■ Pin Descriptions

Pin No.	Symbol	Pin Name	Remarks
1	VOC	Signal output (C)	
2	V <sub>DD</sub>	Power supply	
3	V <sub>SS</sub>	Ground	
4	VOY	Signal output (Y)	
5	VINY	Signal input (Y)	
6	V <sub>BB</sub>	Substrate connection	Negative voltage pin
7	XI	Clock input	
8	VINC	Signal input (C)	

## ■ Operating Conditions


Parameter	Symbol	min	typ	max	Unit
Power supply	V <sub>DD</sub>	4.75	5.00	5.25	V
Input clock frequency	f <sub>ck</sub>		7.15909		MHz
Input clock amplitude (sine wave)	v <sub>ck</sub>	0.2	0.3	1.5	V <sub>P-P</sub>
Ambient temperature	T <sub>a</sub>	−20		60	°C

## ■ Electrical Characteristics


V<sub>DD</sub>=5.0V, V<sub>ck</sub>=0.3V<sub>P-P</sub> (sine wave), V<sub>in</sub>=0.5V<sub>P-P</sub> (sine wave), f<sub>ck</sub>=7.15909MHz, T<sub>a</sub>=25°C

Parameter	Symbol	Conditions	min	typ	max	Unit
Power supply voltage	I <sub>DD</sub>			18	36	mA
Signal bandwidth (Y signal)	BWY	−3 dB for 200 kHz value	1.8	2.8		MHz
Signal bandwidth (C signal)	BWC	−3 dB for 200 kHz value	1.8	2.8		
Insertion gain (Y signal)	IGY	f <sub>sig</sub> =200kHz	0.0	3.0	6.0	dB
Insertion gain (C signal)	IGC	f <sub>sig</sub> =200kHz	−1.0	2.0	5.0	
Total harmonic distortion	THD	f <sub>sig</sub> =200kHz		1.0	4.5	%
Signal-to-noise ratio	S/N	Signal output (V <sub>P-P</sub> )/noise output (rms)	48	56		dB
Clock leak	NC	7.16 MHz components for both Y and C signals		−30	−10	dB
Crosstalk	CT	f <sub>sig</sub> =200kHz		−50	−35	dB
Delay (Y signal)	τ <sub>DY</sub>			63.38		μs
Delay (C signal)	τ <sub>DC</sub>			63.46		
VO pin output impedance	Z <sub>OY</sub>			0.5	0.9	kΩ
	Z <sub>OC</sub>			0.5	0.9	
Input bias voltage	V <sub>BIN</sub>	Applied to input from C signal input pin		2.86		V
Input clamp voltage	V <sub>CLIN</sub>	Applied to input from Y signal input pin		2.70		V
Output bias voltage	V <sub>BO</sub>	Applied to output from C signal output pin		2.70		V
Output clamp voltage	V <sub>CLO</sub>	Applied to output from Y signal output pin		2.40		V
Substrate voltage	−V <sub>BB</sub>			−2.80		V

## ■ VINY Shift Register Configuration



### ■ Application Circuit Example



Note: If the external capacitor attached to pin 6 is an electrolytic capacitor, connect the negative pole to pin 6.

■ Package Dimensions (Unit:mm)

SOP008-P-0225A

