MN3665A 10000-Bit High-Resolution CCD Linear Image Sensor


Overview

The MN3665A is a high-speed high-resolution CCD linear image sensor having low dark output floating photodiodes in the photodetector region and CCD analog shift registers for read out. It provides large output at a high S/N ratio for visible light inputs over a wide range of wavelength.

Features


- 10000 floating photodiodes and n-channel buried type CCD shift registers for read out are integrated in a single chip.
- An A3 size document can be read with a high resolution of 800dpi.
- Permits high speed scanning of a data rate of 6MHz.
- High blue responsivity of a maximum responsivity ratio of 60% (typ.) at 400nm, and smooth spectral response over the entire visible region.
- Large signal output of 1.6V (typ.) at saturation can be obtained.
- Since a compensation output pin (DS) is provided in addition to the signal output pin (OS), it is possible to obtain a signal with a high S/N ratio by carrying out differential amplification of the OS and DS outputs.
- Operation with a single +12V positive power supply.

Pin Assignments



Application

• Graphic and character read out in fax machines, image scanners, etc.



Block Diagram

Panasonic

■ Absolute Maximum Ratings (Ta=25°C, Vss=0V)

Parameter	Symbol	Rating	Unit
	V _{DD}	- 0.3 to +17	V
	V _{SUB}	- 0.3 to +17	V
Power supply voltage	V _{IS}	- 0.3 to +17	V
	V _{OG}	- 0.3 to +17	V
	V _{PG}	- 0.3 to +17	V
Input pin voltage	VI	- 0.3 to +17	V
Output pin voltage	Vo	- 0.3 to +17	V
Operating temperature range	Topr	-20 to + 60	°C
Storage temperature range	T _{stg}	-40 to +100	°C

Operating Conditions

• Voltage conditions (Ta=-20 to + 60°C, Vss=0V)

Parameter	Symbol	Condition	min	typ	max	Unit
Power supply voltage	V_{DD}		11.5	12.0	12.5	V
IS test pin voltage	V _{IS}	$V_{IS} = V_{DD}$	11.5	12.0	12.5	v
Substrate voltage	V_{SUB}	$V_{SUB} = V_{DD}$	11.5	12.0	12.5	V
Output gate voltage	V _{OG}	$V_{DD}=12V$	4.2	4.5	4.8	v
Photo storage gate voltage	V_{PG}	$V_{PG} = V_{OG}$	4.2	4.5	4.8	v
TG test pin voltage	V_{TG}	$V_{TG} = V_{SS}$	0	0	0.3	v
CCD shift register clock High level	V_{\phiH}		9.0	10.0	V_{DD}	V
CCD shift register clock Low level	$V_{\emptyset L}$		0	0.5	0.8	V
Shift gate clock High level	V_{SH}		$V_{DD} - 1$	V_{DD}	V _{DD}	V
Shift gate clock Low level	V_{SL}		0	0.5	0.8	V
Reset gate clock High level	V_{RH}		$V_{DD} - 1$	V_{DD}	V _{DD}	V
Reset gate clock Low level	V_{RL}		0	0.5	0.8	V

• Timing conditions (Ta= $-20 \text{ to} + 60^{\circ}\text{C}$)

Parameter	Symbol	Condition	min	typ	max	Unit
Shift register clock frequency	fc		0.1	1.0	3.0	MHz
Reset clock frequency	f _R	$f_{\rm C}=f_{\rm R}=1/2{\rm T}$	0.1	1.0	3.0	MHz
Shift register clock rise time	t _{Cr}		0	20	50	ns
Shift register clock fall time	t _{Cf}	See timing diagram	0	20	50	ns
Shift clock rise time	tsr	See timing diagram	0	15	50	ns
Shift clock fall time	t sf		0	15	50	ns
Shift clock set up time	t _{Ss}		250	400	1000	ns
Shift clock pulse width	tsw		1.0	1.8	10	μs
Shift clock hold time	tsh		0	0.5	1	μs
Reset clock rise time	t _{Rr}		0	10	20	ns
Reset clock fall time	t _{Rf}		0	10	20	ns
Reset clock set up time	t _{Rs}	See timing diagram	0.7T			ns
Reset clock pulse width	trw		20	30		ns
Reset clock hold time	t _{Rh}		5	10		ns

Electrical Characteristics

• Clock input capacitance (Ta=-20 to $+60^{\circ}$ C)

Parameter	Symbol	Condition	min	typ	max	Unit
Shift register clock input capacitance	C _{1A} , C _{2A} C _{1B} , C _{2B}	V _{IN} =12V	_	600	750	pF
Reset clock input capacitance	CR	f=1MHz	—	15	30	pF
Shift clock input capacitance	Cs			250	300	pF

 $*\phi_{1A}, \phi_{2A}, \phi_{1B}$, and ϕ_{2B} are respectively connected to $\phi_{1D}, \phi_{2D}, \phi_{1C}$, and ϕ_{2C} internally.

• DC characteristics

Parameter	Symbol	Condition	min	typ	max	Unit
Power supply current	I _{DD}	V _{DD} =+12V		20	50	mA
IS test pin leak current	I _{IS}			0.1	1	mA
Photo storage gate leak current	I_{PG}	V _{DD} =+5V		5	50	μΑ
Output gate pin leak current	I _{OG}	v _{DD} =+3 v		5	50	μΑ

• AC characteristics

Parameter	Symbol	Condition	min	typ	max	Unit
Signal output set up time *	tos			30	_	ns
Signal output hold time	tow	See timing diagram		30	_	ns

* OS output level: =500mV

Optical Characteristics

<Inspection conditions>

• Ta=25°C, standard operating condition, $f_C=f_R=1MHz$, T_{int} (accumulation time)=10ms

- Light source: Daylight type fluorescent lamp
- Optical system: A slit with an aperture dimensions of 20 mm $\times 20$ mm is used at a distance of 200 mm from the sensor (equivalent to F=10).
- This parameters are inspected by signal multiplex with channels 1 and 2 which correspond to the output of both OS_1 and DS_1 (channel 1) and the output of both OS_2 and DS_2 (channel 2) respectively. Before multiplex the channels 1 and 2, the OS and DS signals should be respectively through unity gain differential amplifiers with input impedances of 100k Ohms or more, carrying out zero level DC clamping of each channel.

• These specifications apply to the 10000 valid pixels excluding the dummy pixels D1 to D4.

Parameter	Symbol	Condition	min	typ	max	Unit
Responsivity	R	Note 1	1.3	1.8	2.3	V/lx· s
Photo response non-uniformity	PRNU	Note 2			10	%
Bit non-uniformity	BNU	Note 3	_		±8	%
Saturation output voltage	VSAT	Note 4	1.00	1.60		V
Saturation exposure	SE	Note 5	0.43	0.89		lx∙ s
Dark signal output voltage	Vdrk	Dark condition, see Note 6		0.5	3.0	mV
Dark signal output non-uniformity	DSNU	Dark condition, see Note 7		0.2	2.0	mV
Shift register total transfer efficiency	STTE	Note 8	92		_	%
Dynamic range	DR	Note 9		3200		
Modulation transfer function	MTF _R	Note 10		65		%

* The definitions of the parameters are given in Note 1) to Note 10) on the following page.

Optical Characteristics (continued)

Note 1) Responsivity (R)

This is the value obtained by dividing the average output voltage (V) of the 10000 valid pixels by the exposure (lx·s). The exposure $(lx \cdot s)$ is the product of the illumination intensity (lx) and the accumulation time (s).

Since the responsivity changes with the spectral distribution of the light source used, care should be taken when using a light source other than the daylight type fluorescent lamp specified in the inspection conditions.

Note 2) Photo response non-uniformity (PRNU)

The photo response non-uniformity (PRNU) is defined by the following equation, where X_{ave} is the average output voltage of the valid 10000 pixels and Δx is the absolute value of the difference between the maximum and minimum voltage, when the surface of the photo-sites is illuminated with light having a uniform distribution over the entire surface.

 $PRNU = \frac{\Delta x}{X_{ave}} \times 100 \,(\%)$

The incident light intensity shall be 50% of the standard saturation llight intensity.

Note 3) Bit non-uniformity (BNU)

This is defined by the following equation where the output voltage of each pixel among the 10000 pixels is denoted by Xi (i = 1 to 10000) when the photodetector region is illuminated by a light of uniform illumination intensity distribution, and the average output voltage of the pixels near the ith pixel is denoted by X_{local-ave.} (a total of 20 pixels with 10 pixels before and 10 pixels after that pixel). Here, the max. operation consists of comparing with the absolute value and assigning the sign of the numerator.

 $BNU{=}max. ~(~\frac{Xi-X_{local-ave.}}{X_{local-ave.}}~)~{\times}100~(\%)$ The incident light intensity shall be 50% of the standard saturation llight intensity.

Note 4) Saturation output voltage (V_{SAT})

This is the output voltage at the point beyond which it is not possible to maintain the linearity of the photoelectric conversion characteristics as the exposure is increased. (The exposure at this point is called the saturation exposure.)

Note 5) Saturation Exposure (SE)

This is the exposure beyond which it is not possible to maintain the linearity of the output voltage as the exposure is increased. When designing the equipment using these devices, make sure that the incident light exposure is set with sufficient margin so that the CCD never gets saturated.

Note 6) Dark signal output voltage (V_{DRK})

This is defined as the average of the output from the 10000 active pixels in the dark condition at $Ta=25^{\circ}C$, $T_{int}=10ms$. Since normally the dark signal output voltage gets doubled for every 8 to 10° C increase in Ta and is proportional to T_{int}, it is necessary to convert the value if Ta and T_{int} are different from the inspection conditions given above. (See the figure below.)

Note 7) Dark signal non-uniformity (DSNU)

This is defined as the difference between the maximum value among the output voltages from the 10000 valid pixels at Ta=25°C and T_{int}=10ms and V_{DRK}. (See the figure below.)



Note 8) Shift register total transfer efficiency (STTE)

This is given by the following equation where the average output voltage of all the 10000 pixels is denoted by $X_{ave.}$ and the larger of the output voltages of the 2 dummy pixels following the dummy pixel D4 is denoted by Xr when the photodetector region is illuminated by a light of uniform illumination intensity distribution.


STTE=
$$\frac{X_{ave.} - X_r}{X} \times 100 (\%)$$

This is defined by the following equation.

 $DR = \frac{V_{SAT}}{V_{DRK}}$ Since the dark signal output voltage is proportional to the accumulation time, the dynamic range becomes wider when the accumulation time is shorter. This value is not a guaranteed value, but is merely a reference value.

Note 10) Modulation transfer function (MTF_{R})

This is defined by the following equation where the average output voltages of the pixels with the white pattern and the pixels with the black pattern are respectively denoted by V_w and V_B when a black and white stripe pattern (in which the black and white patterns alternate at every pixel) is projected on the photodetector region in phase (equivalent to the Nyquist spatial frequency).



Panasonic

D'	D	•	. •
Pin	Des	cr1n	tions
1 111	200	erip	uons

Pin No.	Symbol	Pin name	Condition
1	OS ₁	Signal output 1	Odd-number pixel output
2	DS_1	Compensation output 1	
3	OG	Output gate	
4	ø _{R1}	Reset clock	
5	ø _{2D}	CCD shift register clock	
6	ø _{1D}	CCD shift register clock	
7	V _{ss}	Ground	
8	ø _{1A}	CCD shift register clock	Internally connected to ϕ_{1D} .
9	ø _{2A}	CCD shift register clock	Internally connected to ϕ_{2D} .
10	TG	Test pin	Connect externally to V _{SS} .
11	PG	Photo storage gate	
12	ø _{sg}	Shift clock gate	
13	IS	Test pin	Connect externally to V_{DD} .
14	ø _{2B}	CCD shift register clock	Internally connected to ϕ_{2C} .
15	Ø _{1B}	CCD shift register clock	Internally connected to ϕ_{1C} .
16	ø _{sub}	Substrate	Connect externally to V _{DD} .
17	V _{1C}	CCD shift register clock	
18	Ø _{2C}	CCD shift register clock	
19	Ø _{R2}	Reset clock	
20	V _{DD}	Power supply	
21	DS_2	Compensation output 2	
22	OS_2	Signal output 2	Even-number pixel output


Construction of the Image Sensor

The MN3665A can made up of into the three sections of—a) photo detector region, b) CCD transfer region (shift register), and c) output region.


- a) Photo detector region
- The photoelectric conversion device consists of a 5µm floating photodiode and a 2µm channel stopper for each pixel, and 10000 of these devices are linearly arranged side by side at a pitch of 7µm.
- The photo detector's windows are $7\mu m \times 7\mu m$ squares and light incident on areas other than these windows is optically shut out.
- The photo detector is provided with 32 optically shielded pixels which serve as the black reference.
- b) CCD Transfer region (shift register)
- The light output that has been photoelectrically converted is transferred to the CCD transfer for each odd and even pixel at the timing of the shift clock (ϕ_{SG}). The optical signal electric charge transferred to this analog shift register is successively transferred out and guided to the output region.
- A buried type CCD that can be driven by a two phase clock (ϕ_1, ϕ_2) is used for the analog shift register.

c) Output region

- The signal charge that is transferred to the output region is sent to the detector where impedance transformation is done using two source follower stages.
- The DC level component and the clock noise component not containing optical signals are output from the DS pin.
- By carrying out differential amplification of the two outputs OS and DS externally, it is possible to obtain an output signal with a high S/N ratio by reducing the clock noise, etc.




Panasonic



Drive Circuit Diagram (Digital Section)

Drive Circuit Diagram (Analog Section)



Panasonic