

Low-Power Two-Channel Sensor Signal Processor

General Description

The MAX1463 is a highly integrated, low-power, twochannel sensor signal processor optimized for industrial and process control applications such as pressure sensing and compensation, RTD and thermal-couple linearization, weight sensing and classification, and remote process monitoring with limit indication.

The MAX1463 accommodates sensors with outputs ranging from 1mV/V to 1V/V and supports both programmable current and voltage sensor excitation. The MAX1463 provides amplification, calibration, signal linearization, and temperature compensation that enable an overall performance approaching the inherent repeatability of the sensor without requiring any external trim components.

Two 16-bit voltage output DACs and two 12-bit PWMs can be used to indicate each of the temperature-compensated sensor signals independently, as a sum or difference signal, or user-defined relationship between each signal and temperature. Uncommitted op amps are available for buffering the DAC outputs, driving heavier external loads, or providing additional gain and filtering.

The MAX1463 incorporates a 16-bit CPU, user-programmable 4kB of FLASH program memory, 128 bytes of FLASH user information, one 16-bit ADC, two 16-bit DACs, two 12-bit PWM digital outputs, four Rail-to-Rail® op amps, one SPITM-compatible interface, two GPIOs, and one on-chip temperature sensor.

The MAX1463 operates from a single 5.0V supply and is packaged for automotive, industrial, and commercial temperature ranges in a 28-pin SSOP package.

Applications

Pressure Sensor Signal Conditioning Weight Measurement Systems Thermocouple and RTD Linearization Transducers and Transmitters

Process Indicators

Calibrators and Controllers

GMR and MR Magnetic Direction Sensors

Functional Diagram and Detailed Block Diagram appear at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd. SPI is a trademark of Motorola, Inc.

Features


- ♦ Programmable Amplification, Calibration, Linearization, and Temperature Compensation
- ♦ Two Differential or Four Single-Ended Sensor **Input Channels**
- **♦** Accommodates Sensor Output Sensitivities from 1mV/V to 1V/V
- **♦ Two DAC/PWM Output Signal Channels**
- ♦ 4–20mA Output Capability
- ♦ 4kB of FLASH Memory for Code and Coefficients
- ♦ 128 Bytes of FLASH Memory for User Information
- ♦ Integrated Temperature Sensor
- **♦ Flexible Dual Op-Amp Blocks**
- ♦ Programmable Sensor Input Gain and Offset
- ♦ Programmable Sensor Sampling Rate and Resolution
- **♦** Programmable Current Excitation Source for **Bridge Sensors**
- ♦ Buffered 1.25V Output Reference
- ♦ No External Trim Components Required

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1463CAI	0°C to +70°C	28 SSOP
MAX1463C/W*	0°C to +70°C	Die
MAX1463EAI	-40°C to +85°C	28 SSOP
MAX1463AAI	-40°C to +125°C	28 SSOP

^{*}Dice are tested at $T_A = +25^{\circ}C$, DC parameters only.

Pin Configuration



N/IXI/N/

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

VDD - VSS0.3V to +6.0V
All Other Pins to V _{SS} 0.3V to (V _{DD} + 0.3V)
Continuous Power Dissipation (T _A = +70°C)
28-Pin SSOP (derate 9.5mW/°C above +70°C)762mW
Operating Temperature Ranges (TMIN to TMAX)
MAX1463CAI0°C to +70°C
MAX1463EAI40°C to +85°C
MAX 1400LA140 O to 400 O

40°C to +125°C
0°C to +70°C
+150°C
65°C to +150°C
Os)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5.0V, V_{SS} = 0V, f_{CLK} = 4.0MHz, T_A = T_{MIN} \text{ to } T_{MAX}. \text{ Typical values are at } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY	<u>.</u>					
Supply Voltage	V _{DD}	V _{SS} = 0V	4.5	5.0	5.5	V
Base Operating Current	I _{BO}	CPU stopped (Note 2)	640	715	785	μΑ
CPU Current	ICPU	All modules off, CPU = on, additive to IBO (Note 3)	650	820	995	μΑ
ADC Current I _A (All modules off, ADC = on, ADC clk = 1MHz, additive to IBO; the CPU and ADC are not on at the same time (Note 3)	840	1035	1150	
	IADC	All modules off, ADC = on, ADC clk = 7kHz, additive to I _{BO} ; the CPU and ADC are not on at the same time (Note 3)	510	720	850	μA
DAC Current	IDACn	All modules off, DAC = on, additive to I _{BO} , (n = 1 or 2) (Note 4)		470	520	μΑ
Large Op-Amp Current	IOPLGn	All modules off, CPU stopped, large op amp = on (n = 1 or 2)		585	700	μΑ
Small Op-Amp Current	IOPSMn	All modules off, CPU stopped, small op amp = on (n = 1 or 2)	130	175	210	μΑ
ANALOG INPUT						•
		PGA[4:0] = 00000, CLK[2:0] = 000		4		МΩ
		PGA[4:0] = 01010, CLK[2:0] = 000	100			kO
		PGA[4:0] = 11110, CLK[2:0] = 000		62.5		kΩ
Differential Input Impedance		PGA[4:0] = 00000, CLK[2:0] = 011		32		MΩ
(INP1 to INM1 and INP2 to INM2)	R _{DIN}	PGA[4:0] = 01010, CLK[2:0] = 011	800		kΩ	
		PGA[4:0] = 11110, CLK[2:0] = 011	500		1/22	
		PGA[4:0] = 00000, CLK[2:0] = 110 256				
		PGA[4:0] = 01010, CLK[2:0] = 110	6.4			MΩ
		PGA[4:0] = 01000, CLK[2:0] = 110		4		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 5.0V, V_{SS} = 0V, f_{CLK} = 4.0MHz, T_A = T_{MIN} \text{ to } T_{MAX}. \text{ Typical values are at } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
		PGA[4:0] = 00000, C	LK[2:0] = 000		2		МΩ
		PGA[4:0] = 01010, C	LK[2:0] = 000		50		k0
		PGA[4:0] = 11110, C	LK[2:0] = 000		31.2	-	kΩ
Single-Sided Input Impedance		PGA[4:0] = 00000, C	LK[2:0] = 011		16		MΩ
(INP1 to V _{SS} , INM1 to V _{SS} ,	R _{SIN}	PGA[4:0] = 01010, C	LK[2:0] = 011		400		1,0
INP2 to V _{SS} , INP2 to V _{SS})		PGA[4:0] = 11110, C	LK[2:0] = 011		250		kΩ
		PGA[4:0] = 00000, C	LK[2:0] = 110		128		
		PGA[4:0] = 01010, C	LK[2:0] = 110		3.2		$M\Omega$
		PGA[4:0] = 01000, C	LK[2:0] = 110		2		
Common-Mode Rejection Ratio	CMRR	Common-mode volta	ge V _{CM} = V _{SS} to V _{DD}		90		dB
Differential Signal-Gain Range		Selectable in 17 step	s (Note 5)		0.94–240		
		PGA[4:0] = 00000		0.90	0.94	1.0	
		PGA[4:0] = 00001		7.0	7.4	8.0	\//\/
Differential Signal Gain	Avdiff	PGA[4:0] = 01010		68	73	78	V/V
		PGA[4:0] = 10100		125	133	143	
		PGA[4:0] = 11110		220	240	260	
Gain-Error Temperature Coefficient	GETC _{ADC}	PGA[4:0] = 00000			-8		ppm/°C
COARSE-OFFSET DAC							
Resolution		3-bit plus sign			4		Bits
			PGA[4:0] = 00000 to 01000	130	135	140	
		COREF = V _{DD} , CO[3:0] = 0111	PGA[4:0] = 01010 to 10000	256	266	276	
			PGA[4:0] = 10100 to 11110	450	481	510	
			PGA[4:0] = 00000 to 01000	55	60	65	
Effective Offset Adjustment at the ADC Input	OA _{ADC}	COREF = V _{DD} , CO[3:0] = 0011	PGA[4:0] = 01010 to 10000	107	117	127	% of ADC Ref
			PGA[4:0] = 10100 to 11110	180	210	240	1161
			PGA[4:0] = 00000 to 01000	0	5	10	1
		COREF = V _{DD} , CO[3:0] = 0000	PGA[4:0] = 01010 to 10000	3	9	15	
			PGA[4:0] = 10100 to 11110	-4	+8	+20	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=5.0V,\,V_{SS}=0V,\,f_{CLK}=4.0MHz,\,T_{A}=T_{MIN}\,to\,T_{MAX}.\,Typical\,values\,are\,at\,T_{A}=+25^{\circ}C,\,unless\,otherwise\,noted.)\,(Note\,\,1)$

PARAMETER	SYMBOL	COND	TIONS	MIN	TYP	MAX	UNITS
			PGA[4:0] = 00000 to 01000	8	8 12	16	
		COREF = V _{DD} , CO[3:0] = 1000	PGA[4:0] = 01010 to 10000	17	23	30	
			PGA[4:0] = 10100 to 11110	23	33	43	
			PGA[4:0] = 00000 to 01000	-50	-44	-40	
Effective Offset Adjustment at the ADC Input	OA _{ADC}	COREF = V _{DD} , CO[3:0] = 1011	PGA[4:0] = 01010 to 10000	-94	-87	-80	% of ADC Ref
			PGA[4:0] = 10100 to 11110	-185	-169	-155	
			PGA[4:0] = 00000 to 01000	-124	-117	-110	
		COREF = V _{DD} , CO[3:0] = 1111	PGA[4:0] = 01010 to 10000	-250	-238	-225	
			PGA[4:0] = 10100 to 11110	-475	-445	-415	
SMALL OP AMP							
Input Offset Voltage	Vos_sm				0	±7	mV
Input Bias Current	I _B _SM				±1		nA
DC Gain	Avol_sm	OUTnSM = 0.5V to 4.5 RLOAD = ∞	5V (n = 1 or 2),		100		dB
Gain Bandwidth Product	GBW_SM	$A_{VOL_SM} = +1V/V$			2.7		MHz
Slew Rate	SR_SM	$A_{VOL_SM} = +1V/V$			2.2		V/µs
Common-Mode Input Range	CMR_SM			V _{SS}		V _{DD}	V
Common-Mode Rejection Ratio	CMRR_SM	V _{CM_OPAMP} = V _{SS} to '	VDD		70		dB
Power-Supply Rejection Ratio	PSRR_SM	At DC			70		dB
Input-Referred Noise Voltage	VNI 0N4	0.1Hz to 1kHz			8.5		11//20140
input-neierred Noise Voltage	V _N _SM	0.1Hz to 1MHz			100		μV _{RMS}
Output High Voltage	V _{OH} _SM	R _{LOAD} = ∞		4.9			V
Output Flight Voltage	V UH_SIVI	$R_{LOAD} = 4.7 k\Omega$ to Vss		4.85			v
Output Low Voltage	V _{OL} SM	R _{LOAD} = ∞				0.1	V
	* OL_OIVI	$R_{LOAD} = 4.7 k\Omega$ to V_{DD}				0.15	·
Output Source Current	ISRC_SM	$V_{OUTnSM} = V_{OH_SM}$, $R_{LOAD} = 4.7$ k Ω to V_{SS}				-1.04	mA
Output Sink Current	ISNK_SM	VOUTnSM = VOL_SM, R	$LOAD = 4.7k\Omega$ to V_{DD}			1.04	mA
Maximum Output Load Capacitance	C _{L_SM}	R _{LOAD} = ∞, phase ma	rgin > 55°		120		рF

NIXIN

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 5.0V, V_{SS} = 0V, f_{CLK} = 4.0MHz, T_A = T_{MIN} \text{ to } T_{MAX}. \text{ Typical values are at } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
LARGE OP AMP	•						
Input Offset Voltage	Vos_lg			0	±4	mV	
Input Bias Current	I _{B_LG}			±225		nA	
DC Gain	Avollg	OUTnLG = 0.5V to 4.5V (n = 1 or 2), RLOAD = ∞		100		dB	
Gain Bandwidth Product	GBW_LG	$A_{VOL_LG} = +1V/V$		4.0		MHz	
Slew Rate	SR_LG	$A_{VOL_LG} = +1V/V$		3.2		V/µs	
Common-Mode Input Range	CMR_LG		V _{SS}		V_{DD}	V	
Common-Mode Rejection Ratio	CMRR_LG	VCM OPAMP = VSS to VDD		70		dB	
Power-Supply Rejection Ratio	PSRR_LG	At DC		70		dB	
Input Deferred Naise Voltage	\/a	0.1Hz to 1kHz		19		\/=	
Input-Referred Noise Voltage	V _N _LG	0.1Hz to 1MHz		160		μV _{RMS}	
Output High Voltage	Vou	R _{LOAD} = ∞	4.95			V	
Output High Voltage	V _{OH} _LG	$R_{LOAD} = 1k\Omega$ to V_{SS}	4.90				
Output Low Voltage	Vol. 10	RLOAD = ∞			0.03	V	
Output Low Voltage	V _{OL_LG}	$R_{LOAD} = 1k\Omega$ to V_{DD}			0.12	V	
Output Source Current	ISRC_LG	VoutnLG = Voh_LG, RLOAD = $1k\Omega$ to Vss			-4.9	mA	
Output Sink Current	I _{SNK_LG}	$V_{OUTnLG} = V_{OL_LG}$, $R_{LOAD} = 1k\Omega$ to V_{DD}			4.9	mA	
Maximum Output Load Capacitance	C _{L_LG}	R _{LOAD} = ∞, phase margin > 55°		200		pF	
OP-AMP SWITCH							
Analog Signal Range	V _{SW}		V _{SS}		V_{DD}	V	
On-Resistance	Ron			5		kΩ	
Off-Isolation	V _{ISO}			80		dB	
DIGITAL-TO-ANALOG CONVER	TER						
Resolution	RESDAC			16		Bits	
Integral Nonlinearity	INLDAC			3		Bits	
Differential Nonlinearity	DNL _{DAC}			±1		Bits	
Offset Error	V _{DAC} os	DAC ref = V _{DD} , DAC data = 0000h	V _{DD} / 2 - 0.05		V _{DD} / 2 + 0.05	V	
Bit Weight	BW _{DAC}	DAC ref = 5VDC		91.55		μV/LSB	
Power-Supply Rejection Ratio	PSRR _{DAC}	At DC, DAC ref = V _{REF}		60		dB	
Output Noise	ONDAC	DAC buffer is the small op amp		±3		LSB	
Output Settling Time	STDAC	To 0.1% of final value		250		μs	
PULSE-WIDTH MODULATOR							
Resolution	RESPWM	(Note 6)		12		Bits	
Period	P _{PWM}	f _{CLK} = 4.0 MHz		8.192		ms	
		•					

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=5.0V,\,V_{SS}=0V,\,f_{CLK}=4.0MHz,\,T_{A}=T_{MIN}\,to\,T_{MAX}.\,Typical\,values\,are\,at\,T_{A}=+25^{\circ}C,\,unless\,otherwise\,noted.)\,(Note\,\,1)$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Bit Weight	BW _{PWM}				2		μs/LSB
Offset Error	V _{PWM_OS}	PWM data = 0000	h		±1		μs
Gain Error	GE _{PWM}	(Note 7)			±0.025		%
Output Jitter	OJ _{PWM}				1/4		LSB
EXTERNAL REFERENCE INPUT							
Reference Input Range	V _{REF}			1.25		V_{DD}	V
Reference Input Resistance	RREF RES	V _{REF} = 4V, ADC =	ON, DACs = ON	100			kΩ
INTERNAL VOLTAGE REFERENCE	CE						
Internal Voltage Reference	VIR	(Note 8)		4.2	4.6	5.0	V
Temperature Coefficient	TCIR				±110		ppm/°C
BUFFERED VOLTAGE REFEREN	CE OUTPUT						
D. Hand Danders Defenses		R _{LOAD} = ∞		1.15	1.24	1.32	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Buffered Bandgap Reference	V _B G	$R_{LOAD} = 47k\Omega$ to	V _{SS}	1.12			V
Temperature Coefficient	TC _{BG}				110		ppm/°C
CURRENT SOURCE							
			ISRC[2:0] = 000		0		
Source Current	IISRC	Selectable in 8 steps	ISRC[2:0] = 001	-200	-167	-130	μΑ
			ISRC[2:0] = 100	-814	-668	-545	
			ISRC[2:0] = 111	-1420	-1169	-915	
Maximum ISRC Voltage	VISRC					V _{DD} - 0.85	V
TEMPERATURE SENSOR		1					
Sensitivity	Sensts				-2		mV / °C
-					-50		LSB/ °C
Nonlinearity Error	INLTS				±0.5		%FS
Hysteresis	HistTS				±0.1		%FS
ANALOG-TO-DIGITAL CONVERT	l	Т					
Resolution	RESADC				16		Bits
Integral Nonlinearity	INL _{ADC}				2		Bits
Differential Nonlinearity	DNL _{ADC}				±1		LSB
ADC Offset Error	V _{ADC_OS}	PGA[4:0] = 00000 (0.94), CO[3:0] = 0000 (Note 9)			%FS		
Channel-to-Channel Offset Error Matching	ΔV _{ADC_OS}				±1		LSB
ADC Offset-Supply Rejection Ratio	OSRR _{ADC}	At DC, ADC ref = V _{REF} = 5V 52			dB		
ADC Gain-Supply Rejection Ratio	GSRR _{ADC}	At DC, ADC ref =	V _{REF} = 5V		96		dB

5 ______ *NIXI/*II

ELECTRICAL CHARACTERISTICS (continued)

(VDD = 5.0V, VSS = 0V, TA = TMIN to TMAX, fCLK = 4.0MHz. Typical values are at TA = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	COND	DITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUT (GPIO1, GPIO2, S	SCLK, DI, CK	SEL, CKIO, CS)					
Input High Threshold Voltage	VIH			0.8 x V _{DD}			V
Input Low Threshold Voltage	VIL					0.2 x V _{DD}	V
Input Hysteresis	VIHYS				0.2		V
Input Lookogo Current	l	CKSEL, $\overline{CS} = V_{SS}$				-50	
Input Leakage Current	IIN	GPIO1, GPIO2, SCLK	, DI, CKIO = V _{DD}			50	μΑ
Input Capacitance	CIN				5		рF
DIGITAL OUTPUT (GPIO1, GPIO2	2, DO, CKIO)						
		P. 0.4.D	GPIO1, GPIO2, DO	4.9			
Output Voltage High	Vон	RLOAD = ∞	CKIO (Note 10)		4.9		V
Output Voltage Flight		$R_{LOAD} = 2k\Omega$ to V_{SS}	GPIO1, GPIO2, DO	4.6			V
		11[OAD - 2K22 10 VSS	CKIO (Note 10)		4.6		
		D:	GPIO1, GPIO2, DO			0.1	
Output Voltage Lew	V _{OL}	RLOAD = ∞	CKIO (Note 10)		0.1] _v
Output Voltage Low	VOL	$R_{LOAD} = 2k\Omega$ to V_{DD}	GPIO1, GPIO2, DO			0.4	V
		TILOAD - ZKZZ (O VDD	CKIO (Note 10)		0.4		
FLASH MEMORY							
Maximum Erase Cycles		(Notes 11, 12)			10K		Cycles
Minimum Erase Time	terase	(Notes 11, 12)		4.2			ms
Minimum Write Time	twrite	(Notes 11, 12)		80			μs

- Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to VSS.
- Note 2: All modules are off, except internal reference, oscillator, VBG buffer, and power-on reset (POR). ISRC is open.
- Note 3: The CPU and ADC are not on at the same time. The ADC and CPU currents are not additive.
- Note 4: IDACn does not include output buffer currents (IOPLGn or IOPSMn).
- Note 5: For gains above 240, an additional digital gain can be provided by the CPU.
- Note 6: The PWM input data is the 12-bit left-justified data in the 16-bit input field.
- Note 7: PWM gain error measured as:

$$GE_{PWM} = \frac{PWM_{OUT}(F00Xh) - PWM_{OUT}(100Xh)}{3584} \times 100\%$$

- Note 8: The Internal Reference Voltage has a nominal value of 5V (4 x V_{BG}) even when V_{DD} is greater or less than 5VDC.
- Note 9: Input-referred offset error is the ADC Offset Error divided by the PGA gain.
- **Note 10:** When the CKIO pin is configured in output mode to observe the internal oscillator signal, the total current is above the specified limits.
- Note 11: f_{CLK} must be within 5% of 4MHz.
- **Note 12:** Allow a minimum elapsed time of 4.2ms when executing a FLASH erase command, before sending any other command. Allow a minimum elapsed time of 80µs between FLASH write commands.


TIMING CHARACTERISTICS


 $(V_{DD} = +5.0V, V_{SS} = 0V, T_A = +25^{\circ}C, unless otherwise noted.)$


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Maximum Programming Temperature	T _{PROG}				70		°C
Internal Oscillator Clock Frequency	fICLK	OSC[4:0] = 00000)	3.4	4.3	5.3	MHz
External Clock Frequency	fECLK	V _{CKSEL} = 0	Min Max		0.2 5		MHz
External Master Clock Input Low Time	FECLKIN_LO	teclk = 1 / feclk		40		60	% teclk
External Master Clock Input High Time	fECLKIN_HI	teclk = 1 / feclk		40		60	% tECLK
SERIAL INTERFACE (Figure 1)				·			
SCLK Setup to Falling Edge CS	tsc			30			ns
CS Falling Edge to SCLK Rising Edge Setup Time	tcss			30			ns
CS Idle Time	tcsı	f _{CLK} = 4MHz		1.5			μs
CS Period	tcs	f _{CLK} = 4MHz		4			μs
SCLK Falling Edge to Data Valid Delay	tDO	C _{LOAD} = 200pF				80	ns
Data Valid to SCLK Rising Edge Setup Time	t _{DS}			30			ns
Data Valid to SCLK Rising Edge Hold Time	t _{DH}			30			ns
SCLK High Pulse Width	tсн			100			ns
SCLK Low Pulse Width	tCL			100			ns
CS Rising Edge to SCLK Rising Edge Hold Time	tcsh			30			ns
CS Falling Edge to Output Enable	t _{DV}	C _{LOAD} = 200pF				25	ns
CS Rising Edge to Output Disable	tTR	C _{LOAD} = 200pF				25	ns


Typical Operating Characteristics


 $(V_{DD} = 5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$

















Typical Operating Characteristics (continued)


 $(V_{DD} = 5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$









DAC DYNAMIC RESPONSE




DAC RATIOMETRICITY ERROR vs. SUPPLY VOLTAGE



INTERNAL OSCILLATOR FREQUENCY vs. SUPPLY VOLTAGE



TEMPERATURE SENSOR OUTPUT



Pin Description

PIN	NAME	FUNCTION
1	OUT1SM	Small Op Amp 1 Output
2	AMP1M	Op Amp 1 Negative Input
3	AMP1P	Op Amp 1 Positive Input
4	OUT1LG	Large Op Amp 1 Output
5	VBG	Buffered Bandgap Voltage Output
6	V _{DD}	Positive Supply Voltage Input. Bypass V _{DD} to V _{SS} with a 0.µF ceramic capacitor.
7	N.C.	No Connection
8	CKSEL	Clock Select Digital Input
9	CKIO	Clock Digital Input/Output
10	CS	SPI Chip Select Digital Input. Active low.
11	DO	SPI Data Output
12	DI	SPI Data Input
13	SCLK	SPI Interface Clock
14, 18	V _{SS}	Negative Power-Supply Input
15	V _{DDF}	Positive Supply Voltage for FLASH Memory. Bypass V _{DDF} to V _{SS} with a 0.47µF ceramic capacitor.
16	GPIO1	General-Purpose Digital Input/Output 1
17	GPIO2	General-Purpose Digital Input/Output 2
19	VREF	External Reference Voltage Input for ADC and DACs
20	INM2	Negative Input for ADC Channel 2
21	INP2	Positive Input for ADC Channel 2
22	INM1	Negative Input for ADC Channel 1
23	INP1	Positive Input for ADC Channel 1
24	ISRC	Current Output for Sensor Excitation
25	OUT2LG	Large Op Amp 2 Output
26	AMP2P	Op Amp 2 Positive Input
27	AMP2M	Op Amp 2 Negative Input
28	OUT2SM	Small Op Amp 2 Output




Figure 1. Serial Interface Timing Diagram

Typical Application Circuit

Analog ratiometric output configuration (Figure 2) provides an output that is proportional to the power-supply voltage. Ratiometricity is an important consideration for automotive, battery-operated instruments, and some industrial applications.

Detailed Description

The MAX1463 is a highly integrated, low-power, twochannel sensor signal processor optimized for industrial and process control applications, such as pressure sensing and compensation, RTD and thermal-couple linearization, weight sensing and classification, and remote process monitoring with limit indication.

The MAX1463 incorporates a 16-bit CPU, user-programmable 4kB of FLASH memory, 128 bytes of FLASH user information, 16-bit ADC, two 16-bit DACs, two 12-bit PWM digital outputs, four rail-to-rail op amps, SPI interface, two GPIOs, and one on-chip temperature sensor.

Each sensor signal can be amplified, compensated for temperature, linearized, and the offset and full scale can be adjusted to the desired value. The MAX1463 can provide outputs as analog voltage (DAC) or digital (PWM, GPIOs), or simple on/off alarm indication (GPIOs). The uncommitted op amps can be used to provide 4–20mA outputs or for additional gain and filtering. Each DAC output is routed to either a small or

large op amp. Large op amps are capable of driving heavier external loads. The unused circuit functions can be turned off to save power.

All sensor linearization and on-chip temperature compensation is done by a user-defined algorithm stored in FLASH memory. The user-defined algorithm is programmed over the serial interface and stored in 4kB of integrated FLASH memory.

The MAX1463 uses an internal 4MHz oscillator or an externally supplied 4MHz clock. CPU code execution and ADC operation is fully synchronized to minimize the noise interference of a CPU-based sensor processor system. The internal clock can be routed off chip for driving external circuit components to maintain system synchronization and to avoid clock-beat noise often found in multiclock systems. The CPU sequentially executes instructions stored in FLASH memory.

Sensor Input

The MAX1463 provides two differential signal inputs, INP1-INM1 and INP2-INM2. These inputs can also be configured as four singled-ended signals. Each input can have a common-mode range from V_{DD} to V_{SS} and a programmable gain range of 0.94V/V to 240V/V. The differential input signals are summed with the output of the coarse offset DAC (CO DAC) for offset correction prior to being amplified by the programmable gain amplifier (PGA). The resulting signal is applied to the differential input of the ADC for conversion.




Figure 2. Basic Bridge Sensor Ratiometric Output Configuration

The CPU can be programmed to measure one or two differential inputs plus the internal temperature sensor defined in user-supplied algorithm. For example, the differential inputs may be measured many times while the temperature may be measured less frequently.

On-Chip Temperature Sensing

The on-chip temperature sensor is a diode that changes -2mV/°C over the operating range. The ADC converts the temperature sensor in a similar manner as the sensor inputs. During an ADC conversion of the temperature sensor, the ADC automatically uses the internal 1.25V reference as the ADC full-scale reference. The temperature data format is 15-bit plus sign in two's complement format. There is no programmable gain adjustment for the temperature sensor input. Offset compensation by the CO DAC is provided so that the nominal temperature measurement can be centered at the ADC output mid-scale value. Additional digital gain and offset correction can be provided by the CPU.

Output Format

There are two output modules in the MAX1463—DOP1 (DAC Op Amp PWM 1) and DOP2 (DAC Op Amp PWM 2). Each of the DOP modules contains a 16-bit DAC, a 12-bit digital PWM converter, a small op amp, and a large op amp with high-output drive capability. Each module can be configured in several different modes to suit a wide range of output signal requirements. Either the DAC or the PWM can be selected as the primary output signal. The DAC output signal must be routed to one of the two op amps before being made available to a device pin. See the DAC, Op Amp, PWM Modules

section for details. Additional digital outputs are available on the GPIOs; 4–20mA output format can be accomplished by using the unrouted op amp.

Initialization

A user-defined initialization routine is required to configure the oscillator frequency and, if necessary, various analog modules, e.g., PGA gain, ADC resolution, ADC clock settings, etc. After the initialization routine, the CPU can start execution of the main program.

Power-On Reset

The MAX1463 contains a POR circuit to disable CPU execution until adequate V_{DD} voltage is available for operation. Once the power-on state has been reached, the MAX1463 is kept under reset condition for 250µs before the CPU starts execution. Below the V_{DD} threshold, all internal CPU registers are set to their POR default state. Power-on control bits for internal modules are reset to the OFF condition.

CPU Architecture

The CPU provides a wide range of functionality to be incorporated in an embedded system. The CPU can compensate nonlinear and temperature-dependent sensors, check for over/underlimit conditions, output sensor or temperature data as an analog signal or pulse-width-modulated digital signal, and execute control strategies.

The CPU can perform a limited amount of signal processing (filtering). A timer is included so that uniform sampling (equally spaced ADC conversions) of the input sensors can be performed.




Figure 3. CPU Architecture

The CPU registers and ports are implemented in volatile, static memory. There are several registers contained in various peripheral modules that provide module configuration settings, control functions, and data. These module registers are accessible through an indirect addressing scheme as described in detail in the CPU Registers, CPU Ports, and Modules sections. Figure 3 shows the CPU architecture.

CPU Registers

The MAX1463 incorporates a CPU with 16 internal registers. All of the CPU registers have a 16-bit data word width. Five of the 16 registers have predefined functional operation dependent on the instruction being executed. The remaining registers are general purpose.

The CPU registers are embedded in the CPU itself and are not all directly accessible by the serial interface. The accumulator register (A), the pointer register (P), and the instruction (FLASH data) can be read through the serial interface when the CPU is halted. This enables a single-step mode of code execution to ease code writing and debugging. A special program instruction sequence is required to observe the other CPU registers. Table 1 lists the CPU registers.

CPU Ports

The MAX1463 incorporates 16 CPU ports that are directly accessible by the serial interface. All the CPU ports have a 16-bit data-word width. The contents of the ports can be read and written by transferring data to and from the accumulator register (A) using the RDX and WRX instructions. No other CPU instructions act on the CPU ports. Three CPU ports PD, PE, and PF have uniquely defined operation for reading and writing data to and from the peripheral modules. All CPU ports are static and volatile.

Modules

The MAX1463 modules are the functional blocks used to process analog and digital signals to and from the CPU. Each module is addressed through CPU ports PD, PE, and PF, as described in the *CPU Ports* section. All modules use static, volatile registers for data retention. There are three types of module registers: configuration, data, and control. They are used to put a module into a particular mode of operation. Configuration registers hold configuration bits that control static settings such as PGA gain, coarse offset, etc. Data registers hold input data such as DAC and PWM input words or output data such as the result of an ADC conversion. Control registers are used to initiate a process (such as an ADC conversion or a timer) or to turn modules on and off (such as op amps, DAC outputs, PWM outputs, etc.)

ADC Module

The ADC module (Figure 4) contains a 9-bit to 16-bit sigma-delta converter with multiplexed differential and single-ended signal inputs, a CO DAC, four reference voltage inputs, two differential or four single-ended external inputs, and 15 single-ended internal voltages for measurement. The ADC output data is 16-bit two's complement format. The conversion channel, modes, and reference sources are all set in ADC configuration registers. The conversion time is a function of the selected resolution and ADC clock frequency. The CPU can be programmed to convert any of the inputs and the internal temperature sensor in any desired sequence. For example, the differential inputs may be converted many times and conversions of temperature performed less frequently.

The ADC uses the internal 1.25V bandgap reference (VBG) when converting the temperature input.

For any other conversions, the ADC reference can be selected as V_{DD} for conversions ratiometric to the power supply, VREF pin for conversions relative to an external voltage, and VBGx4, which is an internally generated "pseudo" 5.0V reference source. The ADC voltage reference is also used by the CO DAC to maintain a signal conversion that is ratiometric to the selected reference source.




Figure 4. ADC Module

The four analog inputs (INP1, INM1, INP2, INM2) and several internal circuit nodes can be multiplexed to the ADC for a single-ended conversion relative to Vss. The selection of which circuit node is multiplexed to the ADC is controlled by the ADC_Control register. The ADC can measure each of the op-amp output nodes with gain for converting user-defined circuits or incorporating system diagnostic test functions. The DAC outputs can be converted by the ADC with either op amp arranged as unity-gain buffers on the DAC outputs. The internal power nodes, VDD and Vss, and the bandgap reference VBG can be multiplexed to the ADC for conversion as well. These measurement modes are defined and initiated in the ADC_Control register. See Tables 5 and 7 for the single-ended configuration.

ADC Registers

The ADC module has 10 registers for configuration, control, and data output. There are three conversion channels in the ADC; channel 1, channel 2, and temperature. Channels 1 and 2 are associated with the dif-

ferential signal input pairs INP1-INM1 and INP2-INM2, respectively. The temperature channel is associated with the integrated temperature sensor. Each channel has two configuration registers (ADC_Config_nA and ADC_Config_nB where n=1, 2, or T) for setting conversion resolution, reference input, coarse offsets, etc. The data output from a conversion of channel 1, 2, or T is stored in the respective data output register ADC_Data_n where n=1, 2, or T. Each of the channels can be used to convert single-ended inputs as listed in Table 7. The ADC_Control register controls which channel is to be converted and what single-ended input, if any, is to be directed to that channel.

Conversion Start

To initiate an ADC conversion, a word is written to the ADC_Control register with either CNVT1, CNVT2, or CNVTT bit set to a 1 (Table 6). When an ADC conversion is initiated, the CPU is halted and all CPU and FLASH activities cease. All CNVT1, CNVT2, and CNVTT bits are cleared after the ADC conversion is completed.

Upon completion of the conversion, the ADC result is latched into the respective ADC_Data_n register. In addition, the convert bits in control register 0 are all reset to zero. The CPU clock is then enabled and program execution continues

Single-ended inputs can be converted by either channel 1 or 2 by initiating a conversion on the appropriate channel with the SE[3:0] bits set to the desired single-ended input (Table 7). Several of the single-ended signals are converted with a fixed gain of 0.94V/V or 0.7V/V. The reduced gain of 0.7V/V allows signals at or near the supply rails to be converted without concern of saturation. Other single-ended signals can be converted with the full-selectable PGA gain range.

Programmable Gain Amplifier

The gain of the differential inputs and several single-ended inputs can be set to values between 0.94V/V to 240V/V as shown in Table 14. The PGA bits are set in ADC_Config_nA where n = 1 or 2. The temperature channel has a fixed gain of 0.94V/V. The gain setting must be selected prior to initiating a conversion.

ADC Conversion Time and Resolution

The ADC conversion time is a function of the selected resolution, ADC clock (FADC), and system clock (fCLK). The resolution can be selected from 9 bits to 16 bits in the ADC_Config_nA (where n = 1, 2, or T) register by bits RESn[2:0]. The lower resolution settings (9 bit) convert faster than the higher resolution settings (16 bit). The ADC clock FADC is derived from the primary system clock FCLK by a prescalar divisor. The divisor can be set from 4 to 512, producing a range of FADC from 1MHz down to 7.8125kHz when FCLK is operating at 4.0MHz. Other values of FCLK produce other scaled values of FADC.

Systems operating with very-low power consumption benefit from the reduced F_{ADC} clock rate. Slower clock speeds require less operating current. Systems operating from a larger power consumption budget can use the highest F_{ADC} clock rate to improve speed performance over power performance.

The ADC conversion times for various resolution and clock-rate settings are summarized in Table 17. The conversion time is calculated by the formula:

TCONVERT = (no. of FADC clocks per conversion) / FADC

Coarse-Input Offset Adjustment

Differential input signals that have an offset can be partially nulled by the input CO DAC. An offset voltage is added to the input signal prior to gaining the signal. This allows a maximum gain to be applied to the differential input signal without saturating the conversion channel. The CO signal added to the differential signal is a percentage of the full-scale ADC reference voltage as referred to the ADC inputs. Low PGA gain settings add smaller amounts of coarse offset to the differential input. Large PGA gain settings enable correspondingly larger amounts of coarse offset to be added to the input signal. The CO DAC also applies to the temperature channel enabling offset compensation of the temperature signal.

Bias Current Settings

The analog circuitry within the ADC module operates from a current bias setting that is programmable. The programmable levels of operation are fractions of the full bias current. The operating power consumption of the ADC can be reduced at the penalty of increased conversion times that may be desirable in very-low-power applications. It is recommended operating the ADC at full bias when possible. The amount of bias as a fraction of full bias is shown in Table 19. The setting is controlled by the BIASn[2:0] bits in the ADC_CON-FIG_nB registers where n=1,2, or T.

Reference Input Voltage Select

The ADC can use one of three different reference voltage inputs depending on the conversion channel and REFn setting as shown in Table 20. The differential inputs can be converted ratiometrically to the supply voltage (VDD), converted ratiometrically to an externally supplied voltage at pin VREF, or converted nonratiometrically using a fixed voltage source derived from the internal bandgap voltage source. The temperature channel is always converted using the internal bandgap-derived voltage source and therefore is not selectable.

Output Sample Rate

Generally, the sensor and temperature data are converted and calculated by an algorithm in the execution loop. The output sample rate of the data depends on the conversion time, the CPU algorithm loop time, and the time to store the result in the DOPn_DATA register. To achieve uniform sampling, the instruction code must be written to provide a consistent algorithm loop time, including branch instruction variations. This total loop time interval should be repeatable for a uniform output rate.

The MAX1463 has a built-in timer that can be used to ensure that the sampling interval is uniform. The time-out value can be set such that the CPU computations and the reading of the serial interface, if required, can be completed before timeout. The GPIO pins can be utilized to interrupt an external master microcontroller when the ADC conversion is done and/or when the CPU computations are done so that the serial interface can be read quickly.

DAC, Op Amp, PWM Modules (DOPn)

There are two output modules in the MAX1463—DOP1 and DOP2 (Figure 5). Each of the DOP modules contains a 16-bit DAC, a 12-bit digital PWM converter, a small op amp, and a large op amp with high-output drive capability. Switches in the DOP module enable a range of interconnectivity among the converters, op amps, and the external pins. Either the DAC or the PWM may be selected as the primary output signal. The DAC output signal is routed to one of the op amps and made available to a device pin. The signal-switching arrangement also allows the unused op amp to be configured as an uncommitted device with all connections available to external pins.

The DAC and op amps have a power-control bit in the power module. When power is disabled, all circuits in the DAC and the op amp are disabled with inputs and outputs in a three-state condition. The proper bits in the power module must be enabled for operation of the DAC and op amps.

The DAC input is a 16-bit two's complement value. An input value of 0000h produces an output voltage of one half of the DAC reference voltage. The DAC output voltage increases for positive two's complement numbers, and decreases for negative two's complement numbers.

The PWM input is a 12-bit two's complement value. It shares the same input register (DOPn_Data) as the DAC, using the 12 MSBs of the 16-bit register. An input value of 000Xh produces a 50% duty cycle waveform at the output. The PWM output duty cycle increases for positive two's complement numbers, and decreases for negative two's complement numbers.

DOP_n Configuration Options

Each of the DOP modules can be configured in several different modes to suit a wide range of output signal requirements. The *Functional Diagram* shows the various switch settings of the configuration and control registers. In situations where configuration settings create a conflict in switch activation, a priority is applied to the switch logic to prevent the conflict.

The DAC and/or the PWM can be selected as the output signal source. The DAC output signal is routed to one of the op amps and made available to a device pin. Selecting the large op amp as the DAC output driver device enables a robust current drive capability for driving signals into low-impedance loads or across long lengths of wire. The unity-gain buffer configuration is automatically selected, and it provides the DAC output signal directly to the device pin OUTnLG. With the large op amp selected, the small op amp can be used as an independent device for external circuit applications when the PWM is disabled. Alternatively, the PWM can also be enabled to drive the OUTnSM device pin, in which case the small op amp is OFF.

Selecting the small op amp as the DAC output driver device is useful for routing the output signal to other circuits in an embedded control system with high-impedance load connections. The unity-gain buffer configuration is automatically selected, and it provides the DAC output signal directly to the device pin OUTnSM. With the small op amp selected, the large op amp can be used as an independent device for external circuit applications when the PWM is disabled. Alternatively, the PWM can also be enabled to drive the OUTnLG device pin, in which case the large op amp is OFF.

The DAC has two reference voltage sources available by selection, V_{DD} and VREF pin. When the external reference is selected (VREF), the actual DAC reference is 2 x VREF. This allows for some degree of flexibility in the bit weight of the DAC. The output of the DAC is a voltage proportional to the reference voltage selected, where the proportionality scaling (DAC input) is set in the data input register DOPn_Data.

The DOP module also provides a 12-bit digital PWM output. At a nominal frequency of 4MHz, the frequency of the PWM is 122Hz (PWM period = 8.192ms). The DAC and the PWM share the same input register, DOPn_Data, where the PWM uses the 12 MSBs, in two's-complement format. An input of 000Xh (4 LSBs are ignored) outputs a 50% duty cycle waveform at the selected output pin (either OUTnSM or OUTnLG). The PWM bit weight is 2µs, at a nominal frequency of 4MHz. The minimum duty cycle is obtained when the input is 800Xh (duty cycle is 0 / 4096 = 0), and the maximum duty cycle at 7FFXh (duty cycle is 4095 / 4096 = 99.98%). A new PWM input word is only effective at the end of a current PWM cycle, therefore preventing PWM glitches on the output.




Figure 5. DOP1 and DOP2 Modules

Either the small or the large op amp in the DOP module can also be selected as an uncommitted op amp in the MAX1463. The op amps can be configured as a unity-gain buffer, where the output is internally connected to the negative terminal of the op amp, or a stand-alone op amp, where both AMPnM and AMPnP can be externally connected for various analog functions. In the case of a buffer, the device pin AMPnM is in high-impedance mode, as the feedback loop around the op amp is connected internally.

Every function of the DOP module can be selected individually (DAC, PWM, or op amp), or two out of the three functions of the DOP module can be selected at the same time (PWM and op amp, or DAC and PWM, or DAC and op amp), as there are only two output pins for the module, OUTnSM and OUTnLG. The various configuration options for the DOP are shown in Table 21. The PWRDAC and PWROP bits are in the power-on control register (address = 31h), and the remaining bits are in the DOP registers.

Timer Module

The timer module (Figure 6) comprises a 12-bit counter, a 4-bit prescalar, and control and configuration registers. When the timer is enabled and initiated, the system master

clock, MCLK, is prescaled by the divisor set by PS[3:0] in the TMR_Config register and the result applied to the 12-bit upcounter. When the counter value matches the time-out value TO[11:0] in register TMR_Config, bit TMDN is set to 1. The CPU can poll the timer done bit TMDN to check its status.

The timer module provides a feature that enables the CPU to be put into a low-power halt mode for the duration of the timer interval. Setting the ENAHALT bit in the TMR_Control register while starting the timer (setting the timer enable bit TMEN to 1), or while the timer is already enabled and counting halts the CPU at the present instruction until the TMDN bit becomes set by the counter. The CPU commences execution with the next instruction. All CPU registers and ports are fully static and retain all data during the elapsed time interval.

The time interval between TMEN being set to 1, and TMDN being set to 1 can be computed as follows:

Time Interval = $(2 / F_{OSC}) \times \{(prescale \ value \ N) \times (timeout \ value \ TO[11:0]) + 1.5\}$

The maximum time interval given FOSC = 4MHz clock is 786ms.

Power Control

The power to various subcircuits in the MAX1463 can be turned on and off by CPU control and by the serial interface. Unused subcircuits and modules can be turned off to reduce power consumption. The default state after power-on is all subcircuits and modules powered off. This enables low-power embedded systems to turn on only the needed modules after exiting a low-power CPU halt timer interval. Modules can be turned on and off as needed; however, care must be exercised to allow for module initialization and settling prior to use.

Oscillator Control

The MAX1463 has a fully integrated oscillator with a nominal frequency of 4MHz. An external clock source can be used when the clock select pin CKSEL = 0, operating all internal timing functions. CKIO can also be configured as an output source of the internal oscillator clock. This enables synchronization of the MAX1463 with external circuits requiring a clock source.

Current-Source Module

The current-source module provides a means for exciting resistive bridge sensors with current sourced from V_{DD}. The current source can also be used for general-purpose functions that may be required in an embedded control system. The amount of current sourced is set in the Current Source_Control register. The current source is referenced to the MAX1463 internal bandgap voltage reference and is independent of supply voltage changes. Figure 7 is the current-source mode.

GPIO Module

The MAX1463 contains two general-purpose digital input/output (GPIO) modules, GPIO1 and GPIO2, which can be written and read by CPU control and by the serial interface. These two I/O pins operate independently of each other. They can be configured as inputs, outputs, or one input and one output. When configured as an input, there are two modes of sensing digital inputs; as a voltage or logic level, or as an edge detector. In edge-detector mode, either a rising or falling edge can be selected for detection. A bit is set in the GPIO control register upon detection of the selected edge.

The GPIO pins have nominal $100k\Omega$ pulldown resistors to Vss as in Figure 6. Pulldown resistors provide a low logic level when the pin is unconnected. The GPIO may also serve as an input pin and its state is read from the GPIO control register (Tables 28 and 29). When using the GPIO pin as a general-purpose output, its output state is defined by writing to the GPIO control register.

The GPIOn pins may be configured as an alert output that goes low or high whenever a fault condition happens, e.g., remote sensor line disconnection, overflow conditions in the CPU program execution, etc.

All input and output control for the GPIO1 and GPIO2 pins are contained in GPIO1_Control (address = 40h) and GPIO2_Control (address = 41h), respectively. Figure 8 shows the GPIO1 and GPIO2 modules.

Serial Interface Timing and Operation

The MAX1463 serial interface is a high-speed asynchronous data input and output communication port, providing access to internal registers for calibration of embedded control sensor systems. All the FLASH memory is read and write accessible by the serial interface for programming of instruction code and calibration coefficients. The MAX1463 serial interface can operate in 4-wire SPI-compatible mode or in a 3-wire mode (default on power-up). In 3-wire mode, the DI and DO lines can be tied together, forming a bidirectional data line. The serial interface lines consist of chip-select ($\overline{\text{CS}}$), serial clock (SCLK), data in (DI), and data out (DO).

The MAX1463 serial interface is selected by asserting $\overline{\text{CS}}$ low. The serial input clock, SCLK, is gated internally to begin sequencing the DI input data and outputting the output data onto DO. When $\overline{\text{CS}}$ rises, the data that was clocked into DI is loaded into an internal register set (IRS[7:0]). The MAX1463 chip select line $\overline{\text{CS}}$ cannot be tied low continuously for normal operation.

The serial interface can be used both during sensor calibration, as well as during normal operation.

Each byte of data written into the MAX1463 serial port contains a 4-bit addresses nibble (IRSA [3:0]) and a 4-bit data nibble (IRSD [3:0]). The IRS register holds both the IRSD and IRSA nibbles as follows:

IRS [7:0] = IRSD [3:0], IRSA [3:0]

Four bytes of IRS information must be written into the serial interface to transfer 16 bits of data through IRSD into a MAX1463 internal register. All serial data written into the MAX1463 is transferred through the IRS register. The DI is read in with the LSB of the IRSA nibble first and the MSB of the IRSD nibble last. Figure 9 shows serial interface data input.

The IRSA bits are decoded to determine which register the IRSD bits should be latched into. The IRSA bits can address the data holding register (DHR), the port/FLASH addresses register (PFAR), the command register (CR), and the interface mode register (IMR).

All serial data read from the serial interface is sourced from the 16-bit DHR. Any data to be read by the serial interface must first be placed into the internal DHR register before being accessible for reading by the serial interface.




Figure 6. Timer Module

The entire 16-bit content of the DHR register is read out through the DO pin by applying 16 successive clock pulses to SCLK while CS remains low. DHR is clocked out MSB bit first. Figure 10 shows the 4-wire mode data read from the DHR register

In 4-wire mode, data is transferred into DI during the clocking of data out of DO. Therefore, the last 8 bits clocked into the DI pin during this data transfer are latched into the IRS register and decoded when $\overline{\text{CS}}$ returns high.

When the MAX1463 serial interface is configured in 3wire mode, the 16-bit DHR data is read out immediately following the command for 3-wire mode enable. Figure 11 shows the 3-wire enable command (IRS[7:0] = 19h) clocked into DI with a subsequent 16-bit read of DHR on DO. DO remains in high impedance (three-state) until the 3-wire enable command is received. Then DO goes into low-impedance drive mode during the next low cycle of \overline{CS} . As SCLK is clocked 16 times, the data in DHR is clocked out at DO. The 3-wire enable command is the command that sets the MAX1463 ready for output on DO on the next low cycle of CS. Following the DHR output on the low cycle of \overline{CS} , the DO line returns to high-impedance state until the next 3-wire enable command is received. The MAX1463 can receive an indefinite number of inputs to DI without the need for a 3-wire enable command to be received.

When the IRSD[3:0] nibble is written to the command register (CR), i.e., when IRSA[3:0] = 1000, the nibble is decoded and a command operation is initiated. The command register decoding is shown in Table 41.

When the IRSD[3:0] nibble is written to the IMR, i.e., when IRSA[3:0] = 1001, the nibble is decoded and a command operation is initiated. The IMR decoding is shown in Table 42.




Figure 7. Current Source Mode




Figure 8. GPIO1 and GPIO2 Modules

Note that after power is applied and the POR function completes, the serial interface default is the 3-wire mode for receiving data on DI only. The DO line is a high-impedance output until the MAX1463 receives either the 4-wire or 3-wire mode command in the IMR. In the case of a 3-wire mode command, DO switches from a high-impedance state to a driving state only for the next cycle of $\overline{\text{CS}}$, returning to high-impedance afterwards.

All commands, with the exception of programming or erasing the FLASH memory, are completed within eight internal master clock cycles of \overline{CS} returning from low to high. This is 4µs for a 4MHz oscillator frequency or external clock input (1 internal master clock = 2 external/internal oscillator periods). FLASH memory programming and erasing require additional time of 80µs and 4.2ms, respectively.

FLASH Memory

There are 4096 bytes of programmable/erasable FLASH memory for CPU program instructions and coefficients storage. In addition, there are 128 bytes of FLASH memory accessible only by the serial interface for storage of user information data.




Figure 9. Serial Interface Data Input




Figure 10. 4-Wire Mode Data Read from DHR Register

These two FLASH memory locations are separated as partitions. The program/coefficient memory is FLASH partition 0 and the information memory is FLASH partition 1. Each partition is accessible by the serial interface for reading, erasing, and writing data. Program/coefficient memory partition 0 is accessible by the CPU as read only, and partition 1 is not accessible by the CPU. The CPU cannot erase or write data to either of the FLASH memory partitions.

FLASH partition 0 is selected during the POR cycle. FLASH partition 1 is selected by sending the halt CPU command (IRS[7:0]=78h) and changing the partition selected by sending the change partition command (IRS[7:0]=F8h). A following halt command (IRS[7:0]=78h) resets the selected partition to partition 0.

Modifying the FLASH Contents

The MAX1463 FLASH memory contents must be erased (contents = FFh) before the desired contents can be written. There is no individual byte-erase command, but either a total-erase command (IRS[7:0]=E8h) where all the selected partition is erased (4kB for partition 0 or 128 bytes for partition 1) or a page-erase command (IRS[7:0]=D8h), where only 64 bytes are erased, and the page is selected by PFAR[11:6]. There are 64 pages in FLASH partition 0, and only 2 pages in FLASH partition 1.

The programming of the MAX1463 FLASH memory must follow the procedure below (all the commands are to be sent through the serial interface, and are hexadecimal values of IRS[7:0]):

1) Halt the CPU:

13 02 01 00

10.

2) If partition 1 is to be modified, enter the following command:

F8

otherwise, partition 0 is selected.

3) Enable the PWRWFL bit on the power-on control register:

(write 1000h to DHR[15:0])

13 02 01 00	
D 4	(write D h to PFAR[3:0])
08	(write DHR, 1000h to CPU port pointed by PFAR[3:0], port D)
0 3 0 2 3 1 1 0	(write 0031 h to DHR[15:0])
E 4	(write E h to PFAR[3:0])
08	(write DHR, 0031h to CPU port pointed by PFAR[3:0], port E)
8 3 0 2 0 1 0 0	(write 8000 h to DHR[15:0])
F 4	(write F h to PFAR[3:0])
08	(write DHR, 8000h to CPU port pointed by PFAR[3:0], port F)

At this point, all of the MAX1463 analog modules are off. Only the bit that enables writing to the FLASH is enabled.

4) For erasing the whole partition, send the following command:

E8

otherwise, if only a page erase is required, first write PFAR[11:6] with the page address, as:

07 X6 **X**5 **0**4 (write **0XX0**h to PFAR[15:0])

Note that the 2 lower bits of PFAR[7:4] should be zero, and only the upper 2 bits of that nibble should be set to the desired value. Then, after writing the page address, send the page-erase command: D8

- 5) Wait at least 4.2ms before sending any other command to allow the necessary time for the erase operation to complete.
- 6) Write the address of the flash byte to be written to PFAR[15:0]:

07 X6 **X**5 **X**4 (write **0XXX**h to PFAR[15:0])

7) Write the contents of the byte to DHR[7:0]:

X1 X0 (write XXh to DHR[7:0], high nibble at DHR[7:4])

- 8) Send the command to execute the FLASH write:
- 9) Repeat steps 6), 7), and 8) for all the bytes to be written. It is not necessary to send the whole address and data for every byte that is written. Only the nibbles that are modified in the PFAR and in the DHR from previous values must be changed. The time interval between successive write commands (18h) must be at least 80µs.
- 10) If partition 1 was selected in step 2), and the user wants to switch back to partition 0, send the follow ing command:

78

At this point, partition 0 is selected. The user may want to go back to step 4) to program partition 0, or just continue on.

11) Disable the PWRWFL bit:

0 3 0 2 0 1 0 0	(write 0000 h to DHR[15:0])
D 4	(write D h to PFAR[3:0])
08	(write DHR, 0000h to CPU port pointed by PFAR[3:0], port D)
0 3 0 2 3 1 1 0	(write 0031 h to DHR[15:0])
E 4	(write E h to PFAR[3:0])
08	(write DHR, 0031h to CPU port pointed by PFAR[3:0], port E)
8 3 0 2 0 1 0 0	(write 8000 h to DHR[15:0])
F 4	(write F h to PFAR[3:0])

08 (write DHR, 8000h to CPU port pointed by PFAR[3:0], port F)

Alternatively, you can send the reset command, which also clears the PWRWFL bit:

B8

Reading the Flash Contents

The procedure to read the flash contents is no different from reading any other information from the MAX1463. The flash contents must be copied to the DHR and read through the serial interface (all the commands are hexadecimal values of IRS [7:0]):

- 1) If the CPU is not halted, halt the CPU:
- 2) If partition 1 is to be read, enter the following command:

F8

otherwise, partition 0 is selected.

3) Write the address of the flash byte to be read to PFAR[15:0]:

07 **X**6 **X**5 **X**4 (write **0XXX**h to PFAR[15:0])

4) Copy the contents of flash addressed by PFAR to DHR:

38

5) If the interface is configured in 3-wire mode, send

to enable DO on the next $\overline{\text{CS}}$ cycle. Then three-state the DI driver, and send 16 SCLK pulses on the following $\overline{\text{CS}}$ cycle, and DO outputs DHR[15:0]. The flash data is present at DHR[7:0]. See Figure 11 for details.

If the interface is configured in 4-wire mode, there is no need to enable the DO line, as it has already been enabled by a previous IRS command 09h. Send the 16 SCLK pulses and retrieve the data on the DO line.

6) Repeat steps 3), 4), and 5) for every byte to be read. Only the nibbles that are modified in the PFAR register are required to be sent.

Program and Coefficient Memory

The program and coefficient memory, FLASH partition 0, is addressed by the CPU and by the serial interface sequentially from 0000h (0 dec) to 0FFFh (4095 dec). Program execution by the CPU always begins at address 0000h and proceeds toward 0FFFh in 1-byte increments.




Figure 11. 3-Wire Mode Data Read from DHR Register

Although both the CPU and the serial interface can address a 16-bit field, the flash size only uses 12 bits. Therefore, the leading 4 MSBs of the address field are ignored. It is advisable to have all leading bits of the 16-bit address in PFAR[15:0] set to zero.

The FLASH memory in partition 0 can be erased in individual 64-byte pages using the page-erase command, or erased in bulk using the all-erase command. The information data memory (partition 1) is unaffected by any operation performed on partition 0.

Information Data Memory

The information data memory, FLASH partition 1, is addressed by bytes sequentially from 00h (0) to 7Fh (127). The addressed byte should have all leading bits of the 16-bit address in PFAR[15:0] set to zero.

The FLASH memory in partition 1 has only two 64-byte pages that can be erased separately using the page-erase command, or erased together using the all-erase command. Data in partition 0 is not affected by any operation performed on partition 1.

MAX1463 CPU Instruction Set

The MAX1463 CPU has 16 instructions used to perform all calculations for sensor compensation, linearization, and signal output functions. Each instruction comprises a 4-bit op code and a 4-bit CPU register address. The op code describes what operation to perform; the register address describes what register, or registers, to perform the operation on.

Instruction Format

All instructions are single-byte instructions with the exception of load data from instruction memory. LDX fetches the 2 following bytes of instruction memory and loads them into a register. This is how calibration and compensation coefficients are stored within the MAX1463. Any number of coefficients can be stored in instruction memory. The instruction code format is as follows:

	COMMAND OP-CODE (BITS 7-4)					GISTER (BITS	OP COI 3–0)	DE
Ві	Bit 7 Bit 6 Bit 5 Bit 4				Bit 3	Bit 2	Bit 1	Bit 0
M	SB							LSB

Instruction Set Details

LDX Load Register X

Op-code: 0000 XXXX_{BINARY} 0Xh

Operation:

X-register \leftarrow [PC+1] : [PC+2]

PC-register $\leftarrow PC + 3$ (point to next instruction)

CPU Cycles required:

3 cycles

Instruction:

Loads the next 2 bytes of program memory into CPU register X. Register X can be any of the 16 CPU registers. Program counter (PC) is incremented twice during the fetches of the next 2 bytes and incremented a third time to point to the next instruction in program memory.

0001 XXXXBINARY 1Xh

Two's-complement data format is preserved.

No branching occurs.

No other registers are affected.

CLX Clear Register X

Op-code: Operation:

X-register ← 0000h

PC-register $\leftarrow PC + 1$ (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Clear the contents of register X to 0000h.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction

in program memory.

Two's complement data format is preserved.

No branching occurs.

No other registers are affected.

ANX AND Register X with Register A

Op-code: 0010 XXXXBINARY 2Xh

Operation:

A-register ← A-register AND X-register

PC-register $\leftarrow PC + 1$ (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit logical AND operation, bit for bit, on the contents of the A-register and the contents of the Xregister. Store the 16-bit result back into A-register. The previous contents of A-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is not preserved.

No branching occurs.

No other registers are affected.

ORX OR Register X with Register A

Op-code: 0011 XXXXBINARY 3Xh

Operation:

A-register ← A-register OR X-register

PC-register ← PC + 1 (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit logical OR operation, bit for bit, on the contents of the A-register and the contents of X-register. Store the 16-bit result back into A-register. The previous contents of A-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is not preserved.

No branching occurs.

No other registers are affected.

ADX ADD Register X to Register A

Op-code: 0100 XXXXBINARY 4Xh

Operation:

A-register ← A-register + X-register

PC-register $\leftarrow PC + 1$ (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit arithmetic addition of the A-register and the contents of X-register. Store the low 16 bits of the result back into A-register. Any overflow bit resulting from the addition operation is lost.

The previous contents of A-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is preserved.

No branching occurs.

No other registers are affected.

STX Store Register X

Op-code: 0101 XXXXBINARY 5Xh

Operation:

X-register ← A-register

PC-register ← PC + 1 (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit move operation from the A-register into the X-register. The A-register contents are unchanged. The previous contents of X-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

 $\ensuremath{\mathsf{PC}}$ is incremented once to point to the next instruction in program memory.

Two's complement data format is preserved.

No branching occurs.


SLX Shift Left Register X

Op-code: 0110 XXXX_{BINARY} 6Xh

Operation when $X \neq 6h$:



Operation when X = 6h:



PC-register ← PC + 1 (point to next instruction)
CPU Cycles required:

1 cycle

Description:

Perform a 16-bit shift-left operation on the contents of X-register. The most significant bit, bit 15, is truncated and lost. If register X is any CPU register other than register R6, then a zero is appended into the LSB, bit 0. If X is CPU register R6, then the data appended into the LSB bit 0 is copied from the MSB of register R4. The contents of register R4 are not affected. The operation does not preserve the two's complement sign bit-15. The operation is equivalent to an arithmetic multiplication by 2 on an unsigned integer value stored in register X. The result is stored back into X-register.

The previous contents of X-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is not preserved.

No branching occurs.

No other registers are affected.

SRX Shift Right Register X

Op-code: 0111 XXXX_{BINARY} 7Xh

Operation



PC-register ← PC + 1 (point to next instruction) CPU Cycles required:

1 cycle

Description:

Perform a 15-bit shift-right operation on the contents of X-register, preserving the contents of the two's complement sign bit-15 and propagating the sign bit, bit-15, into bit-14. The least significant bit, bit 0, is truncated and lost. The operation is equivalent to an arithmetic division by 2. The result is stored back into X-register.

The previous contents of X-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction in program memory.

1000 XXXX_{BINARY} 8Xh

Two's complement data format is preserved.

No branching occurs.

No other registers are affected.

INX Increment Register X

Op-code: Operation:

X-register ← X-register + 1

PC-register ← PC + 1 (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit increment operation on the contents of X-register. Should the increment result in an overflow, the overflow bit is truncated and lost. The result is stored back into X-register.

The previous contents of X-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is preserved.

No branching occurs.

No other registers are affected.

DEX Decrement Register X

Op-code: 1001 XXXXBINARY 9Xh

Operation:

X-register ← X-register - 1

PC-register ← PC + 1 (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit decrement operation on the contents of X-register. Should the decrement result in an underflow, the underflow bit is truncated and lost. The result is stored back into X-register.

The previous contents of X-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is preserved.

No branching occurs.

No other registers are affected.

NGX Negate Register X
Op-code: 1010 XXXXBINARY AXh

Operation:

X-register ← NOT X-register

PC-register ← PC-register + 1 (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit logical NOT operation on the contents of X-register. Each bit is flipped to its complementary value. The result is stored back into X-register.

The previous contents of X-register are overwritten and lost.

Register X can be any of the 16 CPU registers.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is not preserved.

No branching occurs.

No other registers are affected.

BPX Branch If Positive Or Zero

Op-code: 1011 XXXXBINARY BXh

Operation:

If MSB(Register I) = 0 then:

PC-register ← PC-register + X-register

Else:

PC-register $\leftarrow PC + 1$ (point to next

instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit check of I-register for a positive (two's complement) or zero value and branch the number of instructions indicated in register-X. The test operation checks the most significant bit, bit-15, for a 0_B and, if true, adds the contents of the X-register to the program counter register. This causes an immediate jump to the new program memory location. The next instruction to execute is fetched from the program memory byte pointed to by the new contents of the PC-register.

A 1_B in bit-15 of the I-register is indicative of a negative number (two's complement) to which the test for positive-or-zero value fails. This causes the "else" operation to be performed and the PC register is incremented by one pointing to the next sequential instruction in program memory to be executed. The effect bypasses the branch mechanism and normal, sequential, code execution results.

The next instruction to execute is fetched from the program memory byte pointed to by the new contents of the PC-register.

The previous contents of PC-register are overwritten and lost.

Two's complement data format is preserved.

Branching may occur.

BNX Branch If Not Zero

Op-code: 1100 XXXXBINARY CXh

Operation:

If I-register ≠ 0000h then:

PC-register ← PC-register + X-register

Else:

PC-register ← PC-register + 1 (point to

next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit check of the I-register for a nonzero condition and, if true, add the contents of the X-register to the program pointer register. This causes an immediate jump to the new program memory location. The next instruction to execute is fetched from the program memory byte pointed to by the new contents of the PC-register.

A 1_B in any bit of the I-register is indicative of a nonzero number to which the test for a zero value fails. This causes the "else" operation to be performed and the PC-register is incremented by one pointing to the next sequential instruction in program memory to be executed. The effect bypasses the branch mechanism and normal, sequential, code execution results.

The next instruction to execute is fetched from the program memory byte pointed to by the new contents of the PC-register.

The previous contents of PC-register are overwritten and lost.

Two's complement data format is preserved.

Branching may occur.

No other registers are affected.

RDX Read Port X

Op-code: 1101XXXX_{BINARY} DXh

Operation:

A-register ← port-X

PC-register ← PC + 1 (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit move operation from port-X to the A-register.

The port-X contents are unchanged.

The previous contents of A-register are overwritten and lost.

The port-X can be any of the CPU ports.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is preserved.

No branching occurs.

No other registers are affected.

WRX Write Port X

Op-code: 1110 XXXXBINARY EXh

Operation:

Port-X ← A-register

PC-register $\leftarrow PC + 1$ (point to next instruction)

CPU Cycles required:

1 cycle

Description:

Perform a 16-bit move operation from the A-register to port-X.

The A-register contents are unchanged.

The previous contents of port-X are overwritten and lost.

The port-X can be any of the CPU ports.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is preserved.

No branching occurs.

MLT Multiply

Op-code: 1111 0011BINARY F3h

Operation:

A-register | M-register ← N-register x M-register

PC-register ← PC + 1 (point to next instruction)

CPU Cycles required:

16 cycles

Description:

Perform a 16-bit by 16-bit arithmetic multiplication of the M-register and the N-register producing a 32-bit result. The 32-bit result is stored in two 16-bit registers; the A-register receives the most significant word of the result and the M-register receives the least significant word of the result. The A-register must be cleared to zero (CLX A) before executing the MLT instruction.

The previous contents of A-register are overwritten and lost.

The previous contents of M-register are overwritten and lost.

The contents of the N-register are not altered.

The register op code must be 3h.

PC is incremented once to point to the next instruction in program memory.

Two's complement data format is preserved.

No branching occurs.

Table 1. CPU Registers

ADDRESS	REF	ALT NAME	FUNCTION
Oh	R0	Р	Pointer Register. This register contains the address of the instruction or data in FLASH memory to be fetched.
1h	R1	А	Accumulator Register. This register generally contains the result of any operation involving two or more registers. It is the accumulator for the multiregister operation result and can be used effectively to carry data from one computation to the next. The A-register can read and write data to and from any other CPU port or register.
2h	R2	_	General-Purpose Register. This register is used to hold intermediate calculation results, calculation coefficients, loop counter values, event counter values, comparison limit values, etc.
3h	R3	N	Multiplicand Register. This register has a dedicated function when executing a multiply (MLT) instruction, but can be used as a general-purpose register otherwise. The contents of the N-register are not modified by the MLT instruction.
4h	R4	М	Multiplier Register. This register has a dedicated function when executing a multiply (MLT) instruction, but can be used as a general-purpose register otherwise. The contents of the M-register are modified by the MLT instruction. The data contents prior to the execution of the MLT instruction are overwritten with the LSBs resulting product, and hence lost.
5h	R5	ı	Index Register. The branch not zero (BNX) and branch positive (BPX) instructions test the index register, I, for conditions to determine if branching should occur. If the index register tests true for the condition to branch, then the contents of register-X are added to the pointer register, therefore executing a branch in the program.
6h–Fh	R6-RF	_	General-Purpose Registers. Used to hold intermediate calculation results, calculation coefficients, loop counter values, event counter values, comparison limit values, etc.

Table 2. CPU Ports

ADDRESS	REF	FUNCTION
0h–Ch	P0-PC	General-Purpose Ports These ports, P0–PC, can be used to hold intermediate calculation results, often-used calculation coefficients, loop counter values, event counter values, comparison limit values, etc.
Dh	PD	Module Data Port. This port is used to transfer data to and from the various functional modules in the MAX1463. Data loaded into PD can be transferred to the data, configuration, or control register of any of the functional modules. The data transfer is initiated using the module control port (PF). The contents of PD are not changed during module write operations, but are overwritten by module read operations.
Eh	PE	Module Address Port. This port is used to address a module register. A module address is loaded into PE prior to initiating a data-transfer or control function in the module control port. All modules in the MAX1463 are accessed through this indirect addressing method. The contents of PE are not changed by the read or write operations to module registers. Only the lower 8 bits are used. The upper 8 bits are not decoded.
Fh	PF	Module Control Port. This port initiates an operation on the module addressed by PE. Data can be written to, or read from, module registers. Specific bits are assigned in the module control port to initiate operations on the MAX1463 modules: Bit 15 (CTRL): 1 = Initiate action defined in bit 14, 0 = no action initiated. Autoreset to zero after operation is completed. Bit 14 (RD/WR): 1 = read data, 0 = write data. Bits 13–0: Not decoded.

Table 3. Module Registers

MODULE NAME	REGISTER NAME	ADDRESS	DESCRIPTION	R/W
	ADC_Control	00h	Initiate conversions and select ADC input.	R/W
	ADC_Data_1	01h	Result of ADC conversion on channel 1 input.	R
	ADC_Config_1A	02h	Settings for channel 1 input and conversion.	R/W
	ADC_Config_1B	03h	Settings for channel 1 input and conversion.	R/W
ADC	ADC_Data_2	04h	Result of ADC conversion on channel 2 input.	R
ADC	ADC_Config_2A	05h	Settings for channel 2 input and conversion.	R/W
	ADC_Config_2B	06h	Settings for channel 2 input and conversion.	R/W
	ADC_Data_T	07h	Result of ADC conversion on temperature input.	R
	ADC_Config_TA	08h	Settings for temperature input and conversion.	R/W
	ADC_Config_TB	09h	Settings for temperature input and conversion.	R/W
	DOP1_Data	10h	Input setting for the analog DAC and digital PWM outputs.	R/W
DOP1	DOP1_Control	11h	Enable and reference selection.	R/W
	DOP1_Config	12h	Select DAC or PWM output.	R/W
	DOP2_Data	13h	Input setting for the analog DAC and digital PWM outputs.	R/W
DOP2	DOP2_Control	14h	Enable and reference selection.	R/W
	DOP2_Config	15h	Select DAC or PWM output.	R/W
Timer	TMR_Control	20h	Initiate timer.	R/W
rimer	TMR_Config	21h	Set prescaler value and timeout value.	R/W
Op Amp	Opamp_Config	30h	Set op amps as unity-gain buffers.	R/W
Power	PO_Control	31h	Turn on power to modules with power-control function.	R/W
Oscillator	OSC_Control	32h	Trim oscillator frequency, enable clock input/output.	R/W
ISRC	CS_Control	33h	Set current source output value.	R/W
GPIO1	GPIO1_Control	40h	Enable I/O, set output value, read input value.	R/W
GPIO2	GPIO2_Control	41h	Enable I/O, set output value, read input value.	R/W

Table 4. ADC Module Registers

NAME	ADDRESS	DESCRIPTION	POR VALUE
ADC_Control	00h	Initiate conversions and set signal source.	0000h
ADC_Data_1	01h	Result of ADC conversion on channel 1 input.	0000h
ADC_Config_1A	02h	Settings for channel 1 input and conversion.	0000h
ADC_Config_1B	03h	Settings for channel 1 input and conversion.	0070h
ADC_Data_2	04h	Result of ADC conversion on channel 2 input.	0000h
ADC_Config_2A	05h	Settings for channel 2 input and conversion.	0000h
ADC_Config_2B	06h	Settings for channel 2 input and conversion.	0070h
ADC_Data_T	07h	Result of ADC conversion on temperature input.	0000h
ADC_Config_TA	08h	Settings for temperature input and conversion.	0000h
ADC_Config_TB	09h	Settings for temperature input and conversion.	0070h

Table 5. ADC_Control (Address = 00h)

BITS	NAME	DESCRIPTION			
15–12	_	- Unused.			
11–8	SE[3:0]	Single-ended signal source multiplexer. SE[3] = MSB.			
7–3	_	Unused.			
2	CNVT1	1 = Initiate conversion on channel 1 using ADC settings specified in registers ADC_Config_1A and ADC_Config_1B. The ADC result is stored in ADC_Data_1. CPU is halted during the conversion process. This bit is automatically reset to zero when conversion is completed.			
1	CNVT2	1 = Initiate conversion on channel 2 using ADC settings specified in registers ADC_Config_2A and ADC_Config_2B. The ADC result is stored in ADC_Data_2. CPU is halted during the conversion process. This bit is automatically reset to zero when conversion is completed.			
0	CNVTT	1 = Initiate conversion on temperature sensor using ADC settings specified in registers ADC_Config_TA and ADC_Config_TB. The ADC result is stored in ADC_Data_T. CPU is halted during the conversion process. The bit is automatically reset to zero when conversion is completed.			

Table 6. Initiate Conversion (CNVT1, CNVT2, CNVTT)

CNVT1	CNVT2	CNVTT	SE[3:0]	RESULT DATA_n	DESCRIPTION	
0	0	0	XXXX		No measurement.	
0	0	1	0000	Т	Convert the temperature sensor signal using the settings in ADC_Config_TA and ADC_CONFIG_TB, storing the result in the ADC_Data_T register.	
0	1	X	0000	2	Convert the differential signal INP2–INM2 using the settings in ADC_Config_2A and ADC_Config_2B, storing the result in the ADC_Data_2 register.	
1	X	×	0000	1	Convert the differential signal INP1–INM1 using the settings in ADC_Config_1A and ADC_Config_1B, storing the result in the ADC_Data_1 register.	
0	0	1	bbbb*	_	Not used for any setting of SE[3:0] ≠ 0000.	
0	1	×	bbbb*	2	Convert the single-sided signal indicated by SE[3:0] using the settings in ADC_Config_2A and ADC_Config_2B, if appropriate, storing the result in the ADC_Data_2 register.	
1	Х	X	bbbb*	1	Convert the single-sided signal indicated by SE[3:0] using the settings in ADC_Config_1A and ADC_Config_1B, if appropriate, storing the result in the ADC_Data_1 register.	

^{*}The value bbbb is any nonzero single-ended setting.

Table 7. Single Ended (SE[3:0])

SE[3:0]	PGA RANGE	ADC +INPUT	ADC -INPUT	DESCRIPTION
0001	0.94	VBG	V _{SS}	Bandgap voltage
0010	0.94–240	OUTnSM	V _{SS}	Output of small op-amp n
0011	0.94–240	OUTnLG	V _{SS}	Output of large op-amp n
0100	0.7*	V_{DD}	V _{SS}	Power-supply voltage
0101	0.7*	V _{SS}	V _{SS}	Power-supply ground
0110	0.7*	DACn_OUT using OUTnSM	V _{SS}	DACn output through small op-amp n configured as unity-gain buffer
0111	0.7*	DACn_OUT using OUTnLG	V _{SS}	DACn output through large op-amp n configured as unity-gain buffer
1000	0.94–240	INPn	V _{SS}	Single-ended input on INPn
1001	0.94–240	INMn	V _{SS}	Single-ended input on INMn

^{*}The PGA operates at a fixed reduced gain of 0.7V/V to enable conversion of input signals at and near V_{DD} and V_{SS}. This gain setting is not selectable.

Table 8. ADC_Config_1A (Address = 02h)

BIT	NAME	DESCRIPTION		
15–11	PGA1[4:0]	Programmable gain amplifier setting to use during conversion of channel 1. PGA1[4] = MSB.		
10–8	CLK1[2:0]	ADC clock setting to use during conversion of channel 1. CLK1[2] = MSB.		
7		Unused.		
6-4	RES1[2:0]	ADC resolution setting to use during conversion of channel 1. RES1[2] = MSB.		
3	CO1[3]	Coarse-offset sign bit.		
2-0	CO1[2:0]	Coarse-offset DAC setting to use during conversion of channel 1. CO1[2] = MSB.		

Table 9. ADC_Config_1B (Address = 03h)

BIT	NAME	DESCRIPTION
15–7		Unused.
6–4	BIAS1[2:0]	ADC bias setting to use during conversion of channel 1. BIAS1[2] = MSB.
3–2		Unused.
1–0	REF1[1:0]	Reference select for conversion on channel 1. REF1[1] = MSB.

Table 10. ADC_Config_2A (Address = 05h)

BIT	NAME	DESCRIPTION		
15–1	PGA2[4:0]	Programmable gain amplifier to use during conversion of channel 2. PGA[4] = MSB.		
10–8	CLK2[2:0]	ADC clock setting to use during conversion of channel 2. CLK2[2] = MSB.		
7	_	Unused.		
6	RES2[2:0]	ADC resolution setting to use during conversion of channel 2. RES2[2] = MSB.		
3	CO2[3]	Coarse-offset DAC sign bit.		
2–0	CO2[2:0]	Coarse-offset DAC setting to use during conversion of channel 2. CO2[2] = MSB.		

Table 11. ADC_Config_2B (Address = 06h)

BIT	NAME	DESCRIPTION			
15–7	_	Unused.			
6–4	BIAS2[2:0]	bias setting to use during conversion of channel 2. BIAS2[2] = MSB.			
3–2	_	nused.			
1–0	REF2[1:0]	Reference select for conversion on channel 2. REF2[2] = MSB.			

Table 12. ADC_Config_TA (Address = 08h)

BITS	NAME	DESCRIPTION
15–1	_	Unused.
10–8	CLKT[2:0]	ADC clock setting to use during conversion of the temperature sensor. CLKT[2] = MSB.
7		Unused.
6–4	REST[2:0]	ADC resolution setting to use during conversion of the temperature sensor. REST[2] = MSB.
3	COT[3]	Coarse offset DAC sign bit.
2–0	COT[2:0]	Coarse offset DAC setting to use during conversion of the temperature sensor. COT[2] = MSB.

Table 13. ADC_Config_TB (Address = 09h)

BITS	NAME	DESCRIPTION
15–7	_	Unused.
6–4	BIAST[2:0]	ADC bias setting to use during conversion of the temperature sensor. BIAST[2] = MSB.
3–0	_	Unused.

Table 14. Programmable Gain Amplifier (PGAn[4:0], where n = 1 or 2)

PGAn[4:0]	GAIN (V/V)
00000	0.94
00001	7.4
00010	15
00011	22
00100	30
00101	37
00110	44
00111	52
01000	60
01010	73
01100	85
01110	95
10000	105
10100	133
11000	174
11100	182
11110	240

Table 15. ADC Clock (CLKn[2:0], where n = 1, 2, or T; FCLK = 4MHz)

CLKn[2:0]	DIVISOR n	F _{ADC} (Hz)
000	4	1M
001	8	500k
010	16	250k
011	32	125k
100	64	62.5 k
101	128	31.25k
110	256	15.625k
111	512	7.8125k

Table 16. ADC Resolution (RESn[2:0], where n = 1, 2, or T)

RESn[2:0]	RESOLUTION (BITS)	NO. OF F _{ADC} CLOCKS PER CONVERSION
000	9	256
001	10	320
010	12	512
011	13	640
100	14	800
101	15	1280
110	16	2048

Table 17. ADC Conversion Time (RESn[2:0] and CLKn[2:0], where n = 1, 2, or T)

RESOLUTION	CONVERSION TIME (ms)					
(BITS)	CLKn[2:0] = 000	CLKn[2:0] = 100	CLKn[2:0] = 111			
9	0.256	4.096	32.768			
10	0.320	5.120	40.960			
12	0.512	8.192	65.536			
13	0.640	10.240	81.920			
14	0.800	12.800	102.400			
15	1.280	20.480	163.840			
16	2.048	32.768	262.140			

Table 18. Coarse-Offset DAC (3 Bits Plus Sign, n = 1, 2, or T)

- J ,	· · · ·			
		FFSET ADDED A EFERENCE INPL		
COn[3:0]	PGAn = 0.94–60	PGAn = 73–105	PGAn = 133–240	
	00000 TO 01000	01010 TO 10000	10100 TO 11110	
0111	+135	+266	+481	
0110	+116	+229	+410	
0101	+98	+193	+341	
0100	+79	+158	+277	
0011	+60	+117	+210	
0010	+42	+79	+140	
0001	+23	+44	+76	
0000	+5	+9	+8	
1000	+12	+23	+33	
1001	-7	-15	-36	
1010	-26	-50	-100	
1011	-44	-87	-169	
1100	-64	-130	-239	
1101	-81	-166	-305	
1110	-100	-202	-374	
1111	-117	-238	-495	

^{*}Measured at the ADC input.

Table 19. ADC Bias Current (BIASn[2:0], where n = 1, 2, or T)

BIASn[2:0]	FRACTION OF FULL BIAS CURRENT	MAXIMUM ADC CLOCK FREQUENCY (kHz)	CLKn[2:0]
000	1/8	125	011
001	2/8	250	011
010	3/8	250	010
011	4/8	500	010
100	5/8	500	001
101	6/8	500	001
110	7/8	1 MHz	000
111	8/8	1 MHz	000

Table 20. ADC Reference Voltage Source (REFn[1:0], where n = 1 or 2)

REFn[1:0]	ADC REFERENCE
00	V_{DD}
01	V _{REF} (external)
10	VBG x 4 (pseudo 5V)

Table 21. DOPn Configuration Options

DOP CONFIGURATION	PWRDAC	PWROP	SELDAC	SELPWM	ENDAC	ENPWM	BUF
DAC OFF, PWM OFF, op amp OFF.	0	0	Х	Х	0	0	Х
DAC OFF, PWM OFF, op amp ON . AMPnP and AMPnM routed to LG op amp.	0	1	0	X	0	0	0
DAC OFF, PWM OFF, op amp ON . LG op amp configured as unity-gain buffer.	0	1	0	Х	0	0	1
DAC OFF, PWM OFF, op amp ON . AMPnP and AMPnM routed to SM op amp.	0	1	1	Х	0	0	0
DAC OFF, PWM OFF, op amp ON . SM op amp configured as unity-gain buffer.	0	1	1	Х	0	0	1
DAC OFF, PWM ON , op amp OFF. PWM output on OUTnSM.	0	0	0	0	0	1	Х
DAC OFF, PWM ON , op amp OFF. PWM output on OUTnLG.	0	0	0	1	0	1	X
DAC OFF, PWM ON , op amp ON . AMPnP and AMPnM routed to LG op amp. PWM output on OUTnSM.	0	1	0	0	0	1	0
DAC OFF, PWM ON , op amp ON . LG op amp configured as unity-gain buffer. PWM output on OUTnSM.	0	1	0	0	0	1	1
DAC OFF, PWM ON , op amp ON . AMPnP and AMPnM routed to SM op amp. PWM output on OUTnLG.	0	1	1	1	0	1	0
DAC OFF, PWM ON , op amp ON . SM op amp configured as unity-gain buffer. PWM output on OUTnLG.	0	1	1	1	0	1	1
DAC ON , PWM OFF, op amp OFF. DAC output on OUTnSM.	1	0	0	Х	1	0	Х
DAC ON , PWM OFF, op amp OFF. DAC output on OUTnLG.	1	0	1	Х	1	0	Х
DAC ON , PWM OFF, op amp ON . DAC output on OUTnSM. AMPnP and AMPnM routed to LG op amp.	1	1	0	X	1	0	0

Table 21. DOPn Configuration Options (continued)

DOP CONFIGURATION	PWRDAC	PWROP	SELDAC	SELPWM	ENDAC	ENPWM	BUF
DAC ON , PWM OFF, op amp ON . DAC output on OUTnSM. LG op amp configured as unity-gain buffer.	1	1	0	Х	1	0	1
DAC ON , PWM OFF, op amp ON . DAC output on OUTnLG. AMPnP and AMPnM routed to SM op amp.	1	1	1	Х	1	0	0
DAC ON , PWM OFF, op amp ON . DAC output on OUTnLG. SM op amp configured as unity-gain buffer.	1	1	1	Х	1	0	1
DAC ON , PWM ON , op amp OFF. DAC output on OUTnSM. PWM output on OUTnLG.	1	Х	0	1	1	1	Х
DAC ON , PWM ON , op amp OFF. DAC output on OUTnLG. PWM output on OUTnSM.	1	Х	1	0	1	1	Х

Table 22. DOP Module Registers

NAME	ADDRESS	DESCRIPTION	POR VALUE
DOP1_Data	10h	DAC1/PWM1 input data.	0000
DOP1_Control	11h	Initiate DAC1 and/or PWM1 conversions.	0000
DOP1_Config	12h	DAC1/PWM1 output and DAC 1 reference selection.	0000
DOP2_Data	13h	DAC2/PWM2 input data.	0000
DOP2_Control	14h	Initiate DAC2 and/or PWM2 conversions.	0000
DOP2_Config	15h	DAC2/PWM2 output and DAC 2 reference selection.	0000
OpAmp_Config	30h	Settings for op amps in DOPn modules.	0000

Table 23. DOP1_Control (Address = 11h)

BIT	NAME	DESCRIPTION
15–5		Unused.
4	ENPWM1	Enable pulse-width modulator 1: 1 = PWM1 active, 0 = PWM1 inactive.
3–1	_	Unused.
0	ENDAC1	Enable digital-to-analog converter 1: 1 = DAC1 active, 0 = DAC1 inactive.

Table 24. DOP1_Config (Address = 12h)

BIT	NAME	DESCRIPTION
15–9	_	Unused.
8	SELPWM1	Select PWM1 output: 1 = OUT1LG, 0 = OUT1SM.
7–5	_	Unused.
4	SELDAC1	Select DAC1 output: 1 = OUT1LG (large op-amp buffer), 0 = OUT1SM (small op-amp buffer).
3–1	_	Unused.
0	SELREF1	Select voltage reference for DAC1: 0 = V _{DD} , 1 = 2 x V _{REF} .

Table 25. DOP2_Control (Address = 14h)

BIT	NAME	DESCRIPTION
15–5	_	Unused.
4	ENPWM2	Enable pulse width modulator 2: 1 = PWM2 active, 0 = PWM2 inactive.
3–1	_	Unused.
0	ENDAC2	Enable digital-to-analog converter 2: 1 = DAC2 active, 0 = DAC2 inactive.

Table 26. DOP2_Config (Address = 15h)

BIT	NAME	DESCRIPTION	
15–9		Unused.	
8	SELPWM2	Select PWM2 output: 1 = OUT2LG, 0 = OUT2SM.	
7–5		Unused.	
4	SELDAC2	Select DAC2 output: 1 = OUT2LG (large op-amp buffer), 0 = OUT2SM (small op-amp buffer).	
3–1		Unused.	
0	SELREF2	Select voltage reference for DAC2: 0 = V _{DD} , 1 = 2 x V _{REF} .	

Table 27. OpAmp_Config (Address = 30h)

BIT	NAME	DESCRIPTION
15–2	_	Unused.
1	BUF2	1 = buffer mode of both large and small op amps of DOP2, 0 = normal.
0	BUF1	1 = buffer mode of both large and small op amps of DOP1, 0 = normal.

Table 28. GPIO1_Control (Address = 40h)

BITS	NAME	DESCRIPTION
15–6		Unused.
5	OUT1	OUT1 value is driven onto the GPIO1 pin when the output driver is enabled.
4	EN1	Enable the output driver; 1 = enabled, 0 = disabled, and OUT three-stated.
3	IN1	When EDGE1 = 0: The value input on GPIO1 is clocked into this bit (Notes 1, 2). When EDGE1 = 1: An edge detection on GPIO1 causes a 1 to be clocked into this bit.
2	CLR1	Clear IN1 bit; 1 = clear IN1 to 0, 0 = IN1 retains its status (Note 3).
1	INV1	When EDGE1 = 0: Invert the logic value IN1; 1 = invert input, 0 = do not invert. When EDGE1 = 1: Select edge capture type; 1 = falling edge detect; 0 = rising edge detect.
0	EDGE1	Select level or edge detection at IN1; 1 = detect edges, 0 = detect and track logic levels.

Note 1: A pulse or level must remain on GPIOn for four periods of Fosc to be latched into IN.

Note 2: The CLRn bit must be cleared to zero to reenable GPIO to value tracking.

Note 3: The CLRn bit must be cleared to zero to reenable GPIO edge detection.

Table 29. GPIO2_Control (Address = 41h)

BITS	NAME	DESCRIPTION
15–6		Unused.
5	OUT2	OUT2 value is driven onto the GPIO2 pin when the output driver is enabled.
4	EN2	Enable the output driver; 1 = enabled, 0 = disabled and OUT three-stated.
3	IN2	When EDGE2 = 0: The value input on GPIO2 is clocked into this bit. (Notes 1, 2) When EDGE2 = 1: An edge detection on GPIO2 causes a 1 to be clocked into this bit.
2	CLR2	Clear IN2 bit; 1 = clear IN2 to 0, 0 = IN2 retains its status. [3]
1	INV2	When EDGE2 = 0: Invert the logic value IN2; 1 = invert input, 0 = do not invert. When EDGE2 = 1: Select edge capture type; 1 = falling edge detect; 0 = rising edge detect.
0	EDGE2	Select level or edge detection at IN2; 1 = detect edges, 0 = detect and track logic levels.

Note 1: A pulse or level must remain on GPIOn for four periods of Fosc to be latched into IN.

Note 2: The CLRn bit must be cleared to zero to reenable GPIO to value tracking.

Note 3: The CLRn bit must be cleared to zero to reenable GPIO edge detection.

Table 30. TMR_Control (Address = 20h)

BIT	NAME	DESCRIPTION
15	TMDN	Timer done bit set by the counter; 1 = timeout value reached, 0 = timeout not reached. Read-only bit.
14	TMEN	Timer enable bit; A 1 written to TMEN resets TMDN to zero and starts counter. TMEN is reset to zero by the counter when timeout value is reached.
13–1	_	Unused.
0	ENAHALT	Enable CPU halt; 1 = CPU halted for duration of timer interval, 0 = CPU not halted.

Table 31. TMR_Config (Address = 21h)

BIT	NAME	DESCRIPTION
15–12	PS[3:0]	Prescaler setting to use during the timing interval. PS[3] = MSB.
11–0	TO[11:0]	Timeout value to use during the timing interval. TO[11] = MSB.

Table 32. Timer Prescaler Settings (PS[3:0])

PS[3:1]	PS[0]	PRESCALER N
000	0	1
001	0	2
010	0	4
011	0	8
100	0	16
101	0	32
110	0	64
111	0	128
000	1	3
001	1	6
010	1	12
011	1	24
100	1	48
101	1	96
110	1	192
111	1	384

Table 33. Current Source_Control (Address = 33h)

BITS	NAME	DESCRIPTION
15–3	_	Unused.
2–0	ISRC[2:0]	Current source setting. ISRC[2] = MSB.

Table 34. Current-Source Settings (ISRC[2:0])

ISRC[2:0]	ISRC (µA)
000	0
001	-167
010	-334
011	-501
100	-668
101	-835
110	-1002
111	-1169

Table 35. Power-On Control (Address = 31h)

BITS	NAME	DESCRIPTION
15–13	_	Unused.
12	PWRWFL	Power for writing and erasing FLASH memory: 1 = power enabled, 0 = disabled.
11–9	_	Unused.
8	PWRA2D	Power for ADC: 1 = power enabled, 0 = disabled.
7–6	_	Unused.
5	PWRDAC2	Power for DAC2 in DOP2: 1 = power enabled, 0 = disabled.
4	PWRDAC1	Power for DAC1 in DOP1: 1 = power enabled, 0 = disabled.
3–2	_	Unused.
1	PWROP2	Power for both large and small op amps in DOP2: 1 = power enabled, 0 = disabled, op-amp outputs are high impedance.*
0	PWROP1	Power for both LG and SM op amps in DOP1: 1 = Power enabled, 0 = disabled, op-amp outputs are high impedance.*

^{*}Whenever the DACs are enabled, the large and/or small op amps are automatically powered-up and configured as buffers, regardless of the state of the PWROPn and BUFn bits.

Table 36. Oscillator Control (Address = 32h)

BITS	NAME	DESCRIPTION
15–13	_	Unused.
12–8	OSC[4:0]	Oscillator trim setting. OSC[4] = MSB.
7–6	_	Unused.
5–4	_	Reserved 0.
3–1	_	Unused.
0	ENCKOUT	Enable clock output: 1 = enable internal clock output on CKIO based on CKSEL pin, 0 = disable.

Table 37. Oscillator Trim Settings (Two's Complement)

osc	[4:0]	% CHANGE FROM NOMINAL					
BINARY	DECIMAL	CLOCK FREQUENCY (%)					
01111	15	+43.7					
01110	14	+42.2					
01101	13	+40.1					
01100	12	+38.4					
01011	11	+35.2					
01010	10	+32.8					
01001	9	+28.8					
01000	8	+25.5					
00111	7	+17.7					
00110	6	+14.1					
00101	5	+10.0					
00100	4	+8.4					
00011	3	+5.4					
00010	2	+3.6					
00001	1	+1.4					
00000	0	0					
11111	-1	-3.4					
11110	-2	-4.9					
11101	-3	-7.2					
11100	-4	-9.1					
11011	-5	-12.6					
11010	-6	-15.1					
11001	-7	-18.5					
11000	-8	-21.0					
10111	-9	-25.3					
10110	-10	-27.2					
10101	-11	-29.9					
10100	-12	-32.1					
10011	-13	-35.8					
10010	-14	-38.1					
10001	-15	-40.9					
10000	-16	-43.0					

Table 38. Internal Oscillator and CKIO Control

ENCKOUT	CKSEL (PIN)	СКІО	DESCRIPTION
X	0	Input	Internal oscillator is halted. An external clock must be supplied to CKIO pin.
0	1	High impedance	Internal oscillator is running. CKIO output driver is disabled.
1	1	Output	Internal oscillator is running. CKIO output driver is enabled driving clock output.

Table 39. Module Registers Summary

	I	1								1	·	1				<u> </u>
					Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Registe	:		:			0=			П	1	1		I		I a	T
X	X		X	X	SE[3]	SE[2]	SE[1]	SE[0]	×	X	X	X	Х	CNVT1	CNVT2	CNVTT
	er 01h <i>i</i>	VDC_	_Data	a_1 (for	Channel	Input 1	, Uncom	pensate	ed, and	Read On	ly Regis	ster)	I	:	:	1.00
MSB								<u> </u>			<u> </u>	<u> </u>		<u> </u>		LSB
					for Char			1	11		1	1		1		1
					PGA1[0]		CLK1[1]	CLK1[0]	Х	RES1[2]	RES1[1]	RES1[0]	CO1[3]	CO1[2]	CO1[1]	CO1[0]
	:			tig_1B (for Char	nnei 1)		1	11	In o . r			I	1		
X	X		X	X	X	Х	X	Х	×			BIAS1[0]	Х	Х	REF1[1]	REF1[0]
	er U4n /	ADC_	_Data	1_2 (for	Channel	input 1	, uncom	ipensate	ea, and	Read On	iy Regis	ster)	1	1	1	
MSB	OF-		0	fi 0.4 /							<u> </u>			<u> </u>	<u> </u>	LSB
					for Char			01.1/0[0]	1	DECOLO	DECOLU	DECOLO	000001	000[0]	000[4]	000[0]
					PGA2[0]			CLK2[0]	Х	RES2[2]	RES2[1]	RES2[0]	CO2[3]	CO2[2]	CO2[1]	CO2[0]
		•		11g_2B (for Char			Х	Х	DIAGOIGI	DIAGOSTA] BIAS2[0]	X	Ι ,,	DEEO[4]	DEEGIG
X	X		X	X T (5 a x 1	×	X	X		U					Χ	KEFZ[1]	REF2[0]
MSB	er u/n /	ADC	Data	_1 (10r1	nternai	i empera	iture inp	out, Unc	ompens	sated, an	а неаа	Only Re	gister)	1	1	LCD
	ar OOb	\DC	Can	fia TA	for Inter	nal Tam		o Impust 7	<u> </u> 		<u> </u>	<u>i</u>		<u> </u>	İ	LSB
negisie	X		_ СОП Х	x				CLKT[0]		DECTIO	DECTI1	REST[0]	COTIO	COTIO	COTIAL	COT[0]
Pogisto					for Inter					nE31[2]	NEST[1]	NEST[U]	COT[3]	COT[2]	COI[I]	COTTO
X	v /	NDC_	_ _	'ig_ i b (v v	X	X	X	X	DIACTIO	DIACTI	BIAST[0]	Х	Х	Х	Х
		OPI	^ L Dat	a (for D	AC/PWN		^	^	^	DIAST[2]	DIAST[1]	JENASTOJ	_ ^		. ^	
MSB			Dat	a (101 D		'',		1			1	1		1		LSB
	er 11h l	OPI	l Cor	atrol (for	r DAC/P	WM 1)		<u> </u>	II .	i .	i .	į		İ	i	LOD
ricgist			001	101) 10111	DAO/I			1			1	1		1		ENDA
Х	Х		X	Χ	Х	Х	Х	Х	X	Х	Х	ENPWM1	X	Х	Х	C1
Registe	er 12h I	OP1	l Cor	nfigurati	on (for I	DAC/PW	M 1)	į	Ш				<u>l</u>			
								SELPW				SELDA				SELRE
Х	Х		Х	X	Х	Х	Х	M1	×	Х	Х	C1	×	Х	Х	F1
Registe	er 13h l	OP2	2 Dat	a (for D	AC/PWN	12)	-		•	•	•		•	•		
MSB				,		,										LSB
Registe	er 14h I	OP2	2 Cor	ntrol (fo	r DAC/P	WM 2)				•	•	•		•	•	
								,,		.,		ENIDAMA.				ENDA
Х	Х	<u> </u>	Χ	Χ	×	Х	Х	Х	Х	Х	Х	ENPWM2	Х	Х	Х	C2
Registe	er 15h l	OP2	2 Cor	nfigurati	on (for I	DAC/PW	M 2)							-		
Х	Х		Х	Х	Х	Х	Х	SELPW	Х	Х	Х	SELDA	Х	Х	Х	SELRE
^	^		^	۸	^	۸	^	M2	^	^	^	C2	^	^	^	F2
Registe	er 20h	ime	r Cor	ntrol												
TMDN	TMEN		Χ	_	_	y	~	_	~	_	_	_	_	_	_	ENAHA
LIVIDIN	ιινι⊏ιν		^	Χ	Х	Χ	Χ	Х	Х	Х	Х	Х	Х	Х	Х	LT

42 ______ **/\!**/\X\/\!

Table 39. Module Registers Summary (continued)

Register 21h Timer Configuration														
PS[2]	PS[1]	PS[0]	TO[11]	TO[10]	TO[9]	TO[8]	TO[7]	TO[6]	TO[5]	TO[4]	TO[3]	TO[2]	TO[1]	TO[1]
Register 30h OP AMP Configuration														
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	BUF2	BUF1
Register 31h Power On Control														
V		PWRW	V	V	.,	PWRA2	.,	~	PWRD	PWRD	.,	.,	PWRO	PWRO
Х	Х	FL	Х	Х	Х	D	Х	AC2	AC2	AC1	×	Х	P2	P1
er 32h O	scillato	r Contro	l											
Х	Х	OSC[4]	OSC[3]	OSC[2]	OSC[1]	OSC[0]	Х	Х	Х	Х	х	Х	Х	ENCK OUT
er 33h C	urrent S	ource C	ontrol	1			I			1	I		1	
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	ISRC[2]	ISRC[1]	ISRC[0]
Register 40h GPIO1 Control														
Х	Х	Х	Х	Х	Х	Х	Х	Х	OUT1	EN1	IN1	CLR1	INV1	EDGE1
er 41h G	PIO2 Co	ontrol												
Χ	Х	X	X	Х	Х	Х	Х	Х	OUT2	FN2	IN2	CLR2	INV2	EDGE2
	PS[2] er 30h O	PS[2] PS[1] PT 30h OP AMP 0 X X PT 31h Power OF X X PT 32h Oscillator X X PT 33h Current S X X PT 40h GPIO1 Co X X PT 41h GPIO2 Co	PS[2] PS[1] PS[0] PS 30h OP AMP Configur	PS[2] PS[1] PS[0] TO[11] PT 30h OP AMP Configuration	PS[2] PS[1] PS[0] TO[11] TO[10] PT 30h OP AMP Configuration X	PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] PT 30h OP AMP Configuration X	PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] PS 30h OP AMP Configuration X	PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] PS[2] PS[1] PS[1] PS[0] TO[10] TO[9] TO[8] TO[8] PS[2] PS[1] PS[1] PS[0] TO[10] TO[9] TO[8] TO[8] PS[2] PS[1] PS[0] TO[10] TO[9] TO[9] TO[8] PS[2] PS[1] PS[0] TO[10] TO[9] TO[9] TO[8] PS[2] PS[1] PS[0] TO[10] TO[9] TO[9] TO[8] TO[8] PWR42 PWR44 P	PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] PS 30h OP AMP Configuration X	PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] X	PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] PS[2] PS[1] PS[0] TO[11] TO[9] TO[8] TO[8] TO[7] TO[6] TO[6] TO[6] PS[2] PS[1] PS[1] PS[0] TO[11] TO[9] TO[8] TO[8] TO[8] TO[6] TO[6] TO[6] PS[2] PS[1] PS[1] PS[0] TO[10] TO[8] TO[8] TO[8] TO[8] TO[8] TO[6] TO[6] TO[6] PWRD PWRD PWRD PWRD PWRD PWRD PWRD PWRD	PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] TO[4] TO[3] TO[4] TO[5] TO[4] TO[5] TO[4] TO[5] TO[4] TO[5] TO[4] TO[5] TO[4] TO[5] TO[6] TO[5] TO[4] TO[5] TO[6] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] TO[2] TO[3] TO[2] TO[4] TO[5] TO[4] TO[3] TO[2] TO[4] TO[5] TO[5] TO[4] TO[5] TO[4] TO[5] TO[5] TO[4] TO[5] TO[5] TO[4] TO[5] TO[5] TO[5] TO[5] TO[6] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] TO[3] TO[2] TO[1] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] TO[3] TO[2] TO[1] PS[2] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] TO[3] TO[2] TO[1] PS[2] PS[1] PS[1] PS[0] TO[11] TO[10] TO[9] TO[8] TO[7] TO[6] TO[5] TO[4] TO[3] TO[3] TO[2] TO[1] TO[1] TO[6] TO[5] TO[4] TO[5] TO[4] TO[3] TO[2] TO[1] TO[6] TO[6] TO[5] TO[4] TO[5] TO[4] TO[3] TO[2] TO[1] TO[1] TO[6]		

Table 40. Internal Register Set Address (IRSA) Decoding

IRSA[3:0]	REGISTER NIBBLE ADDRESSED	DESCRIPTION
0000	DHR[3:0]	Write IRSD[3:0] to DHR[3:0]
0001	DHR[7:4]	Write IRSD[3:0] to DHR[7:4]
0010	DHR[11:8]	Write IRSD[3:0] to DHR[11:8]
0011	DHR[15:12]	Write IRSD[3:0] to DHR[15:12]
0100	PFAR[3:0]	Write IRSD[3:0] to PFAR[3:0]
0101	PFAR[7:4]	Write IRSD[3:0] to PFAR[7:4]
0110	PFAR[11:8]	Write IRSD[3:0] to PFAR[11:8]
0111	PFAR[15:12]	Write IRSD[3:0] to PFAR[15:12]
1000	CR[3:0]	Write IRSD[3:0] to CR[3:0]
1001	IMR[3:0]	Write IRSD[3:0] to IR[3:0]
1010–1111	_	Unused

Table 41. Command Register (CR) Decoding

CR	DESCRIPTION	CPU HALTED
0000	Write 16-bit DHR contents into the CPU port specified by PFAR[3:0].	No [1]
0001	Write 8-bit DHR[7:0] contents into FLASH memory location specified by PFAR[11:0]. Note 2.	Yes
0010	Read 16-bit CPU port specified by PFAR[3:0] into DHR.	No [1]
0011	Read 8-bit FLASH location specified by PFAR[11:0] into DHR[7:0].	Yes
0100	Read 16-bit CPU accumulator register (A) into DHR.	Yes
0101	Read 8-bit FLASH location specified by the CPU program counter (PC) (CPU instruction or data) to DHR[7:0].	Yes
0110	Read 16-bit CPU PC to DHR.	Yes
0111	Halt the CPU.	No
1000	Start the CPU, i.e., clear the HALT CPU bit from the current PC location.	Yes
1001	Single step the CPU. Only one CPU clock cycle is executed.	Yes
1010	Reset the PC to zero.	Yes
1011	Reset the modules, flash controller, and CPU registers D, E, F.	Yes
1100	No operation.	_
1101	Erase a 64-byte "page" of FLASH as specified by PFAR[11:6].	Yes
1110	Erase the entire FLASH partition (4kB, PS0, or 128 bytes, PS1).	Yes
1111	Change from FLASH partition PS0 to FLASH partition PS1 (128 byte auxiliary). A subsequent halt CPU command resets the partition selection back to PS0.	Yes

Note 1: Reading and writing the CPU ports by the serial interface is allowed while the CPU is executing its program. In the case of simultaneous access of the ports by both the CPU and the serial interface, the CPU has priority. Although this procedure is allowed, it is not recommended, as the serial interface may change values previously written by the CPU. If a "snapshot" of the ports and module register contents is required while the CPU is running, halt the CPU, read the contents of the ports and/or module registers, and restore the original port/module register values prior to starting the CPU again.

Note 2: The PWRWFL bit in the power-on control register (31h) must be enabled for a write operation to occur. See the FLASH Memory section for further details on writing the FLASH memory.

Table 42. Interface Mode Register (IMR) Decoding


IRSD	DESCRIPTION				
0000	Place the MAX1463 into a 4-wire serial interface (DI cannot be tied to DO).				
0001	Place the MAX1463 into a 3-wire serial interface (DI can be externally tied to DO).				
0010–1111	Unused.				

44 ______*N*____*N*____*N*____*N*____

Table 43. Instruction Set

OP CODE (HEX) MNEMONIC		OPERATION	TWO'S COMP	NO. OF REGISTERS INVOLVED	NO. OF CYCLES	NO. OF BYTES
0X	LDX	Load register X from program memory	Υ	1	3	3
1X	CLX	Clear X-reg	Υ	1	1	1
2X	ANX	A-reg = A-reg AND X-reg	N	2	1	1
3X	ORX	A-reg = A-reg OR X-reg	N	2	1	1
4X	ADX	A-reg = A-reg ADD X-reg	Υ	2	1	1
5X	STX	X-reg = A-reg	Υ	2	1	1
6X	SLX	Shift left X-reg	N	1 or 2	1	1
7X	SRX	Shift right X-reg propagating sign bit	Υ	1	1	1
8X	INX	X-reg = X-reg + 1	Υ	1	1	1
9X	DEX	X-reg = X-reg - 1	Υ	1	1	1
AX	NGX	X-reg = NOT X-reg	N	1	1	1
BX	BPX	Branch positive I-reg by amount in X-reg	Υ	2	1	1
CX	BNX	Branch not zero I-reg by amount in X-reg	Υ	2	1	1
DX	RDX	A-reg = CPU port-X	Υ	1	1	1
EX	WRX	CPU port-X = A-reg	Υ	1	1	1
		A-reg I M-reg = M-reg multiplied by N-reg; register op code must be 3h.	Y	3	16	1

Functional Diagram




Chip Information

TRANSISTOR COUNT: 70,921 (not including flash)


PROCESS: CMOS

SUBSTRATE CONNECTED TO: VSS

Detailed Block Diagram




Detailed Block Diagram (continued)




Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



	INCH	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.068	0.078	1.73	1.99
A1	0.002	0.008	0.05	0.21
В	0.010	0.015	0.25	0.38
С	0.004	0.008	0.09	0.20
D	S	EE VARI	ATIONS	
Е	0.205	0.212	5.20	5.38
е	0.0256	BSC	0.65	BSC
Н	0.301	0.311	7.65	7.90
L	0.025	0.037	0.63	0.95
α	0∞	8∞	0∞	8∞

	INC	HES	MILLIM	MILLIMETERS				
	MIN	MAX	MIN	MAX	N			
D	0.239	0.249	6.07	6.33	14L			
D	0.239	0.249	6.07	6.33	16L			
D	0.278	0.289	7.07	7.33	20L			
D	0.317	0.328	8.07	8.33	24L			
D	0.397	0.407	10.07	10.33	28L			





NOTES:

- 1. D&E DO NOT INCLUDE MOLD FLASH.
- 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15 MM (.006").
- 3. CONTROLLING DIMENSION: MILLIMETERS.
- 4. MEETS JEDEC MO150.
- 5. LEADS TO BE COPLANAR WITHIN 0.10 MM.



PACKAGE OUTLINE, SSOP, 5.3 MM

roval document control no. 21-0056

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.