BEBEARST, 1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

THE OWNER.

the second reprogrammable ROM organized as 100 of 14 bits, and fabricated using MNOS technology.

The addresses are transferred serially via a one-bit bus.

stated electrically alterable

derase time: 20ms/word

35V-power supply

times (min)

for of read access unrefreshed:----10° times (min)

changeable with GI's ER1400 in pin configuration


actrical characteristics


MOTTAGE.

channel memories for electronic tuning and field-reprogrammable read-only memory

MEN.

digits. Seven modes—accept address, accept data, custout, erase, write, read, and standby—are by a 3-bit code applied to C₁, C₂, and C₃. Data and standby—are negative writing pulses that selected sharpes into the SiO₂—Si₃N₄ interface of the statement of the MNOS memory transistors.





PIN DESCRIPTION

Pio Name		Functions
1/0	1/0	In the accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby, read, erase and write modes, this pin is in a floating state.
VM	Tost	Used for testing purposes only. It should be left unconnected during normal operation.
Vss	Chip substrate voltage	Normally connected to ground.
Vec	Power supply voltage	Normally connected to -35V.
CLK	Clock input	14kHz timing reference. Required for all operating modes. High-level input is possible during standby mode.
C1 ~ C3	Mode control input	Used to select the operation mode.

OPERATION MODES

C1	C2	C3	Functions
Ħ	н	н	Standby mode: The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
н	н	L	Not used.
н	L	н	Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level.
н	L	L	Accept address mode: Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-ten-coded digits.
L	н	Н	Read mode: The addressed word is read from the memory into the data register.
L	н	L	Shift data output mode: The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.
L	L	н	Write mode: The data contained in the data register is written into the location designated by the address registers.
L	L	L	Accept data mode: The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged.

1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

ABSOLUTE MAXIMUM RATINGS

ABSOLUTE MAXIMUM RATINGS					
Symbol	Parameter	Conditions	Ratings	Unit	
Vac	Supply voltage		0.3~-40	¥	
VI	Input voltage	With respect to VSS	0.3~-20	٧	
Vo	Output voltage		0.3~-20	٧	
Tatg	Storage temperature		65~150	t	
Topr	Operating temperature		-10~70	r	

RECOMMENDED OPERATING CONDITIONS ($Ta = -10 \sim 70 \, \text{C}$, unless otherwise noted.)

Symbol			Unit		
	Parameter	Min	Nom	Max	Unit
Vac	Supply voltage	-32.2	- 35	-37.8	· v
Vss	Supply voltage (GND)		0		· V
VIH	High-level input voltage	Vss-1		V _{SS} +0.3	· v
VIL	Low-level input voltage	V _{SS} -15	,	V _{SS} -8	٧

Note 1:

The order of Vss Vgg with on or off. With on, Vgg is turned on after Vgg is done. With off, Vss is turned off after Vgg is done.

ELECTRICAL CHARACTERISTICS (Ta = $-10 \sim 70 \, \text{C}$, V_{GG} = $-35 \text{V} \pm 8 \, \%$, unless otherwise noted.)

Symbol	_	To a seculiar as				
	Parameter	Test conditions	Min	Тур	Max	Unit
ViH	High-level input voltage		V _{SS} 1		Vss +0.3	v
VIL	Low-level input voltage		V _{SS} -15		V\$5-8	· V
h_	Low-level input current	V _i = -15V			± 10	μА
lozL	Off-state output current, low-level voltage applied	$V_0 = -15V$			± 10	μА
Vон	High-level output voltage	$I_{OH} = -200\mu A$	V _{SS} -1			>
VoL	Low-level output voltage	$I_{OL} = 10\mu A$			V _{SS} - 12	· V
lgg	Supply current from V _{GG}	$I_0 = 0\mu A$		5.5	8.8	- mA

Note 2: Typical values are at Ta=25°C and nominal supply voltage.

TIMING REQUIREMENTS ($T_a = -10 \sim 70\%$, $V_{QG} = -35 \lor \pm 8\%$, unless otherwise noted.)

Sumbot	Parameter	Alternative symbols	Test conditions				
Symbol				Min	Typ	Mass	Unit
f(ø)	Clock frequency	fø		11.2	14	16.8	kHz
D(ø)	Clock duty cycle	Dφ		30	50	55	96
tw(w)	Write time	tw		16	20	24	ms
tw(E)	Erase time	te		16	20	24	ms
tr. tf	Risetime, falltime	tr, tf				1	μз
tsu(c−¢)	Control setup time before the fall of the clock pulse	tos		0			na
th(ø-c)	Control hold time after the rise of the clock pulse	toH		0			n s


SWITCHING CHARACTERISTICS ($Ta = -10 \sim 70\%$, $V_{GG} = -35V \pm 8\%$, unless otherwise noted.)

Symbol	Parameter	Alternative symbols	Test conditions	Limits			1 A - 10°
				Min	Тур	Max	theit
ta(c)	Read access time	t∌w	$C_L = 100 pF$ $V_{OH} = V_{SS} - 2V$ $V_{OL} = V_{SS} - 8V$			20	μŧ
· ts	Unpowered nonvolatile data retention time	Ts	$N_{EW}=10^4$, $t_{W(W)}=20 ms$ $t_{W(E)}=20 ms$	10			
		Ts	$N_{EW} = 10^5$, $t_{W(W)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	1			Year
New	Number of erase/write cycles	Nw		105			Times
NRA	Number of read access unrefreshed	NRA		10*			Times
tdv	Data valid time	tpw				20	μS

TIMING DIAGRAM ot Data Mode Cı Cz 1/0

Note 3: The address is designated by two one-of-ten-coded digits. The figure shows designation of the address 99.


MOST SIGNIFICANT DIGIT






ADDRESS LOCATION

開起身 12.55




Erase Mode



Shift Data Output Mode

LEAST SIGNIFICANT DIGIT



Accept Data Mode

