

# Complete 10-Bit Data

# Acquisition System with On Board Reference

### **FEATURES**

- On Board 5V Precision Buried Zener Reference
- Software Controlled 6 Channel Multiplexer
- Differential and Single Ended Input Capability
- Built-In Sample and Hold for Single Ended Inputs
- Analog Inputs Common Mode to Both Supply Rails
- Single Supply (7.2V to 40V) or Split Supply Operation
- 10 Bit Unipolar or 9 Bit Plus Sign Bipolar
- 2's Complement Output Coding on Bipolar Conversions
- Direct Interface to Most Microprocessor Serial Data Ports Including Mortorola SPI, Hitachi SCI and National MICROWIRE/PLUS\*
- Software Interface to Other Microprocessor Parallel **Ports**
- MSB or LSB First Data

# **KEY SPECIFICATIONS**

<ul><li>Resolution</li></ul>	10 Bits
<ul><li>Linearity Error</li></ul>	± 0.5LSB (0.05% FSR) Max
<ul><li>Total Unadjusted Error</li></ul>	± 0.15% FSR
■ Conversion Time	20 <sub>4</sub> s

Sampling Rate 25kHz Supply Current 4.7mA Max, 2.3mA Typ

■ Full Scale Error Temperature Drift (B Grade)

23ppm/°C Max

### DESCRIPTION

The LTC1095 is a complete data acquisition component which contains a serial I/O, successive approximation A/D converter, a 6 channel multiplexer, a sample and hold, and an on board reference. It uses LTCMOSTM switched capacitor technology to perform either 10 bit unipolar, or 9 bit plus sign bipolar A/D conversions. The 6 channel input multiplexer can be software configured for either single ended or differential inputs (or combinations thereof). The on chip sample and hold is included for all single ended input channels. The LTC1095 is specified as a complete system. This specification includes the error contribution of the A/D, MUX, S&H, and reference.


The serial I/O is designed to be compatible with industry standard serial interfaces. It allows either MSB or LSB first data and automatically provides 2's complement output coding in the bipolar mode. This allows easy interface to shift registers and a variety of processors.

All grades of the LTC1095 have guaranteed maximum offset and linearity errors of ±0.5LSB over the full operating temperature range. The LTC1095B is specified with gain error less than  $\pm 0.1\%$  maximum.

The LTC1095C is specified with a gain error limit of  $\pm 0.2\%$ FSR maximum.

# TYPICAL APPLICATIONS

Micropower, 500V Opto Isolated, Multichannel, 10-Bit Data Acquisition System






<sup>\*</sup>MICROWIRE/PLUS is a trademark of National Semiconductor.

# **ABSOLUTE MAXIMUM RATINGS**

# (Notes 1 and 2)

V	
Supply Voltage (V+) to GND	40V
Supply Voltage (V <sub>CC</sub> ) to GND or V <sup>-</sup>	12V
Negative Supply Voltage (V <sup>-</sup> )	6V to GND
Voltage	
Analog and Reference Inputs (V-) -	$-0.3V$ to $V_{CC} + 0.3V$
Digital Inputs	– 0.3V to 12V
Digital Outputs	$0.3V$ to $V_{CC} + 0.3V$
Power Dissipation	500mW
Operating Temperature Range	
LTC1095BC, LTC1095CC	0°C to 70°C
LTC1095BM, LTC1095CM	55°C to 125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec.)	300°C

# PACKAGE/ORDER INFORMATION



# CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 3)

(With internal reference)

PARAMETER	CONDITIONS (See Schematic of Figure 1)		LTC1095B MIN TYP MAX	LTC1095C Min typ Max	UNITS
Offset Error		•	±0.5	±0.5	LSB
Linearity Error	(Notes 4 and 5)	•	±0.5	±0.5	
Gain Error	(Note 4)		±0.1	±0.2	%FSR
	Commercial Range	•	±0.15	±0.3	
	Military Range	•	±0.2	± 0.4	
Total Unadjusted Error	(Notes 4 and 6)		± 0.15	± 0.25	%FSR
	Commercial Range	•	± 0.2	± 0.35	
	Military Range	•	± 0.25	±0.45	
Full Scale Error	Commercial Grade	•	(Note 9)	(Note 9)	
Temperature Coefficient	Military Grade (Note 10)	•	23	45	ppm/°C

# INTERNAL REFERENCE CHARACTERISTICS (Note 3)

PARAMETER	CONDITIONS		LTC10 MIN TYI		LTC109 MIN TYP	5C Max	UNITS
Output Voltage			5.00	)0	5.000		٧
Output Voltage Temperature Coefficient			2		5		ppm/°C
Line Regulation	7.2V ≤ V <sup>+</sup> ≤ 10V	•	4	12 20	4	12 20	ppm/V
	10V≤V <sup>+</sup> ≤40V	•	2	6 10	2	6 10	
Load Regulation (Sourcing Current)	0≤ I <sub>REF OUT</sub>  ≤10mA	•	10	25 40	10	25 40	ppm/mA
Load Regulation (Sinking Current)	0≤ I <sub>REF OUT</sub>  ≤10mA	•	60	150 200	60	150 200	

# DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 3)

				LTC	1095B/LTC	1095C	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage	V <sub>CC</sub> = 5.25V	•	2.0			٧
V <sub>IL</sub>	Low Level Input Voltage	V <sub>CC</sub> = 4.75V	•			0.8	٧
I <sub>IH</sub>	High Level Input Current	$V_{IN} = V_{CC}$	•			2.5	μА
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = 0V	•			- 2.5	μА
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = 4.75V, I_{O} = 10\mu A$ $I_{O} = 360\mu A$	•	2.4	4.7 4.0		V
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = 4.75V, I_{O} = 1.6mA$	•			0.4	٧
l <sub>OZ</sub>	Hi-Z Output Leakage	V <sub>OUT</sub> = V <sub>CC</sub> , CS High V <sub>OUT</sub> = 0V, CS High	•			3 -3	μΑ Αμ
SOURCE	Output Source Current	V <sub>OUT</sub> = 0V			- 10		mA
I <sub>SINK</sub>	Output Sink Current	V <sub>OUT</sub> = V <sub>CC</sub>			10		mA
Icc	Positive Supply Current	CS High, REF + Open	•		1.0	2.5	mA
I <sub>REF IN</sub>	Reference Input Current	REF <sub>IN</sub> = 5V	•		0.5	1.0	mA
-	Negative Supply Current	ČŠ High	•		1	50	μА
+	On Chip Reference Current	V+ = 10V REF <sub>OUT</sub> Open	•		0.8	1.2	mA
	Reference Input Resistance				10		kΩ
	Analog and REF Input Range	(Note 7)		(V-)-	0.05V to V <sub>C</sub>	C+0.05V	٧
	On Channel Leakage Current (Note 8)	On Channel = 5V Off Channel = 0V	•			1	μΑ
		On Channel = 0V Off Channel = 5V	•			-1	
	Off Channel Leakage Current (Note 8)	On Channel = 5V Off Channel = 0V	•			-1	μΑ
		On Channel = 0V Off Channel = 5V	•			1	

# **AC CHARACT€RISTICS** (Note 3)

SYMBOL	PARAMETER	CONDITIONS		LTC1095B/LTC	C1095C MAX	UNITS
tsmpl	Analog Input Sample Time	See Operating Sequence		1.5		CLK Cycles
t <sub>CONV</sub>	Conversion Time	See Operating Sequence		10		CLK Cycles
t <sub>dDO</sub>	Delay Time, CLK1 to D <sub>OUT</sub> Data Valid	See Parameter Measurement Section	•	400	850	ns
t <sub>dis</sub>	Delay Time, CS1 to D <sub>OUT</sub> Hi-Z	See Parameter Measurement Section	•	180	450	ns
t <sub>en</sub>	Delay Time, CLK1 to D <sub>OUT</sub> Enabled	See Parameter Measurement Section	•	160	450	ns
t <sub>hDO</sub>	Time Output Data Remains Valid After CLKI			150		ns
t <sub>f</sub>	D <sub>OUT</sub> Fall Time	See Parameter Measurement Section	•	90	300	ns
t <sub>r</sub>	D <sub>OUT</sub> Rise Time	See Parameter Measurement Section	•	60	300	ns
C <sub>IN</sub>	Input Capacitance	Analog Inputs On Channel Off Channel		65 5		pF pF
		Digital Inputs		5		pFpF

**Note 1:** Absolute maximum ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All voltage values are with respect to ground with DGND, AGND, and REF<sup>-</sup> wired together (unless otherwise noted).

Note 3:  $V_{CC} = 5V$ ,  $REF_{IN} = REF_{OUT}$ ,  $V^+ = 10V$ ,  $I_{REFOUT} = 0$ ,  $V^- = 0V$  for unipolar mode and -5V for bipolar mode, CLK = 0.5MHz unless otherwise specified. The  $\bullet$  indicates specs which apply over the full operating temperature range; all other limits and typicals  $T_A = 25^{\circ}C$ .

**Note 4:** These specs apply for both unipolar and bipolar modes. In bipolar mode, one LSB is equal to the bipolar input span ( $2REF_{IN}$ ) divided by 1024. For example, when  $REF_{IN} = 5V$ , 1LSB (bipolar) = 2(5V)/1024 = 9.77mV.

Note 5: Linearity error is specified between the actual end points of the A/D transfer curve.

**Note 6:** Total unadjusted error includes offset, full scale, linearity, multiplexer, reference and hold step errors.

Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop

below V $^-$  or one diode drop above V $_{CC}$ . Be careful during testing at low V $_{CC}$  levels (4.5V), as high level reference or analog inputs (5V) can cause this input diode to conduct, especially at elevated temperatures, and cause errors for inputs near full-scale. This spec allows 50mV forward bias of either diode. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50mV, the output code will be correct. To achieve an absolute 0V to 5V input voltage range will therefore require a minimum supply voltage of 4.950V over initial tolerance, temperature variations and loading.

**Note 8:** Channel leakage current is measured after the channel selection. **Note 9:** For commercial grade parts with tested and specified T.C. consult the factory.

**Note 10:** This is specified for both unipolar and bipolar modes via the "box" method. The lowest of three readings ( $T_{MIN}$ ,  $T_{ROOM}$ ,  $T_{MAX}$ ) subtracted from the highest and divided by  $T_{MAX} - T_{MIN}$  is guaranteed to be less than the specified T.C. These numbers are guaranteed by the MIL range gain error test limits. For tighter T.C. specifications, consult the factory.


# RECOMMENDED OPERATING CONDITIONS

			LTC1095B/	LTC1095C	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V <sub>CC</sub>	Supply Voltage		4.5	10	٧
٧-	Negative Supply Voltage	V <sub>CC</sub> =5V	- 5.5	0	V
f <sub>CLK</sub>	Clock Frequency	V <sub>CC</sub> =5V	0.01	0.5	MHz
t <sub>CYC</sub>	Total Cycle Time		18 CLK Cyc	les + 2μs	
t <sub>hDI</sub>	Hold Time, D <sub>IN</sub> After SCLK1	V <sub>CC</sub> =5V	150		ns
t <sub>su</sub> CS	Setup Time CS   Before CLK1	V <sub>CC</sub> =5V	1		· μS
t <sub>suDi</sub>	Setup Time, D <sub>IN</sub> Stable Before CLK1	V <sub>CC</sub> =5V	400		ns
twhclk	CLK High Time	V <sub>CC</sub> =5V	0.8		· μs
twlclk	CLK Low Time	V <sub>CC</sub> =5V	1		μS
twhcs	CS High Time Between Data Transfer Cycles	V <sub>CC</sub> =5V	2		μS
twics	CS Low Time During Data Transfer		18		CLK Cycles


# 9

# **TEST CIRCUITS**


#### On and Off Channel Leakage Current




### Voltage Waveforms for D<sub>OUT</sub> Delay Time, t<sub>dDO</sub>




### Load Circuit for t<sub>dis</sub> and t<sub>en</sub>




# Load Circuit for $t_{dDO}$ , $t_{r}$ , and $t_{f}$



### Voltage Waveforms for DOUT Rise and Fall Times, tr, tf




#### Voltage Waveforms for tdis



NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL.

NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.


#### Voltage Waveforms for ten




# PIN FUNCTIONS


LTC1095#	PIN	FUNCTION	DESCRIPTION
1-6	CH0-CH5	Analog Inputs	The analog inputs must be free of noise with respect to AGND.
7	СОМ	Common	The common pin defines the zero reference point for all single ended inputs. It must be free of noise and is usually tied to the analog ground plane.
8	DGND	Digital Ground	This is the ground for the internal logic. Tie to the ground plane.
9	V-	Negative Supply	Tie V - to most negative potential in the circuit. (Ground in single supply applications.)
10	V+	Reference Supply	Supply pin for on board reference.
11	REFOUT	Reference Output	Output of on board reference.
12	AGND	Analog Ground	AGND should be tied directly to the analog ground plane.
13	REFIN	Reference Input	The reference input must be kept free of noise with respect to AGND.
14	D <sub>IN</sub> "	Data Input	The A/D configuration word is shifted into this input.
15		Digital Data Output	The A/D conversion result is shifted out of this output.
16	D <sub>OUT</sub> CS	Chip Select Input	A logic low on this input enables the LTC1095.
17	CLK	Shift Clock	This clock synchronizes the serial data transfer.
18	V <sub>CC</sub>	Positive Supply	This supply must be kept free of noise and ripple by bypassing directly to the analog ground plane.

# **BLOCK DIAGRAM**



# TYPICAL PERFORMANCE CHARACTERISTICS






\*\*AS THE CLK FREQUENCY IS DECREASED FROM 500kHz, MINIMUM CLK FREQUENCY (∆ERROR ≤ 0.1LSB) REPRESENTS THE FREQUENCY AT WHICH A 0.1LSB SHIFT IN ANY CODE TRANSITION FROM ITS 500kHz VALUE IS FIRST DETECTED.



# TYPICAL PERFORMANCE CHARACTERISTICS



<sup>\*\*\*</sup>AS THE CLK FREQUENCY AND SOURCE RESISTANCE ARE INCREASED, MAXIMUM CLK FREQUENCY (ΔERROR ≤ 0.1LSB) REPRESENTS THE FREQUENCY AT WHICH A 0.1LSB SHIFT IN ANY CODE TRANSITION FROM ITS 500KHZ, ΩΩ VALUE IS FIRST DETECTED.

REFERENCE VOLTAGE, REF<sub>IN</sub> (V)


SUPPLY VOLTAGE, V<sub>CC</sub> (V)


SUPPLY VOLTAGE, V<sub>CC</sub> (V)


0.2


<sup>\*\*\*\*</sup> MAXIMUM R<sub>FILTER</sub> REPRESENTS THE FILTER RESISTOR VALUE AT WHICH A 0.1LSB CHANGE IN FULL-SCALE ERROR FROM ITS VALUE AT R<sub>FILTER</sub>=0 IS FIRST DETECTED.


# TYPICAL PERFORMANCE CHARACTERISTICS















Input Channel Leakage Current vs











The LTC1095 is a data acquisition component which contains the following functional blocks:


- 1. 10-bit successive approximation A/D converter
- 2. Analog multiplexer (MUX)
- 3. Sample and hold (S&H)
- 4. Synchronous, half duplex serial interface
- 5. Control and timing logic
- 6. On board reference

#### **DIGITAL CONSIDERATIONS**

#### 1. Serial Interface


The LTC1095 communicates with microprocessors and other external circuitry via a synchronous, half duplex, four wire serial interface (see Operating Sequence). The clock (CLK) synchronizes the data transfer with each bit being transmitted on the falling CLK edge and captured on the rising CLK edge in both transmitting and receiving systems. The LTC1095 first receives input data and then transmits back the A/D conversion result (half duplex). Because of the half duplex operation, D<sub>IN</sub> and D<sub>OUT</sub> may be tied together allowing transmission over just 3 wires: CS, CLK and DATA (D<sub>IN</sub>/D<sub>OUT</sub>).

Data transfer is initiated by a falling chip select ( $\overline{CS}$ ) signal. After  $\overline{CS}$  falls the LTC1095 looks for a start bit. After the start bit is received, a 6-bit input word is shifted into the D<sub>IN</sub> input which configures the LTC1095 and starts the conversion. After one null bit, the result of the conversion is output on the D<sub>OUT</sub> line. At the end of the data exchange  $\overline{CS}$  should be brought high. This resets the LTC1095 in preparation for the next data exchange.



#### 2. Input Data Word

The LTC1095 clocks data into the D<sub>IN</sub> input on the rising edge of the clock. The input data word is defined as follows:



#### **Start Bit**

The first "logical one" clocked into the  $D_{IN}$  input after CS goes low is the start bit. The start bit initiates the data transfer. The LTC1095 will ignore all leading zeros which precede this logical one. After the start bit is received, the remaining bits of the input word will be clocked in. Further inputs on the  $D_{IN}$  pin are then ignored until the next  $\overline{CS}$  cycle.

### Multiplexer (MUX) Address

The bits of the input word following the START bit assign the MUX configuration for the requested conversion. For a given channel selection, the converter will measure the voltage between the two channels indicated by the + and - signs in the selected row of the following tables. In single ended mode, all input channels are measured with respect to COM.

#### LTC1095 Channel Selection


A	MUX ADDRESS			DIFF	ERENT	AL CH	ANNEL	SELEC	TION
SGL/ DIFF	ODD/ SIGN	SEL 1	ECT 0	0	1	2	3	4	5
0	0	0	0	+	_				
0	0	0	1			+	<b>-</b> .		
0	0	1	0					+	_
0	0	1	1			NOT	USED		
0	1	0	0		+				
0	1	0	1			<b>-</b>	+		
0	1	1	0					-	+
0	1	1	1			NOT	USED		

MUX ADDRESS			SIN	IGLE	NDE	CHA	NNEL	SELE	CTION	
SGL/ DIFF	ODD/ SIGN	SEL 1	ECT 0	0	1	2	3	4	5	COM
1	0	0	0	¥						
1	0	0	1			+				
1	0	1	0					+		
1	0	1	1			- 1	NOT U	SED		
1	1	0	0		+					
1	1	0	1				+			_
1	1	1	0						+	_
1	1	1	1				U TOP	SED		

#### MSB First/LSB First (MSBF)

The output data of the LTC1095 is programmed for MSB first or LSB first sequence using the MSBF bit. When the MSBF bit is a logical one, data will appear on the  $D_{OUT}$  line in MSB first format. Logical zeros will be filled in indefinitely following the last data bit to accommodate longer word lengths required by some microprocessors. When the MSBF bit is a logical zero, LSB first data will follow the normal MSB first data on the  $D_{OUT}$  line. (See operating sequence).

# LTC1095 Operating Sequence Example: Differential Inputs (CH4+, CH5-), Unipolar Mode



# Unipolar/Bipolar (UNI)

The UNI bit of the LTC1095 determines whether the conversion will be unipolar or bipolar. When UNI is a logical one, a unipolar conversion will be performed on the selected input voltage. When UNI is a logical zero, a bipolar conversion will result. The input span and code assignment for each conversion type are shown in the figures below.


### Unipolar Output Code (UNI = 1)

OUTPUT CODE	INPUT VOLTAGE	INPUT VOLTAGE (REF <sub>IN</sub> = 5V)
1111111111 1111111110	REF <sub>IN</sub> – 1LSB REF <sub>IN</sub> – 2LSB	4.9951V 4.9902V
•	•	•
• 0000000001 0000000000	1LSB 0V	0.0049V 0V


#### Bipolar Output Code (UNI = 0)

OUTPUT CODE	INPUT VOLTAGE	INPUT VOLTAGE (REF <sub>IN</sub> = 5V)
.0111111111	REF <sub>IN</sub> – 1LSB	4.9902V
0111111110	REF <sub>IN</sub> – 2LSB	4.9805V ·
.•	•	•
•	• .	• •
•	•	•
000000001	1LSB	0.0098V
000000000	) 0V	VO
1111111111	- 1LSB	-0.0098V
1111111110	- 2LSB	-0.0195V
•	•	•
• • • • • • • •	•	. •
•	•	•
1000000001	-(REFIN)+1LSB	- 4.9902V
1000000000	_ (REF <sub>IN</sub> )	- 5.000V

#### Unipolar Transfer Curve (UNI = 1)



#### Bipolar Transfer Curve (UNI = 0)



# 3. Accommodating Microprocessors with Different Word Lengths

The LTC1095 will fill zeroes indefinitely after the transmitted data until  $\overline{CS}$  is brought high. At that time the D<sub>OUT</sub> line is disabled. This makes interfacing easy to MPU serial ports with different transfer increments including 4 bits (e.g., COP400) and 8 bits (e.g., SPI and MICROWIRE/PLUS).

Figure 1 shows examples of LTC1095 input and output words for 4-bit and 8-bit processors. A complete data exchange can be implemented with two 4-bit MPU outputs and three inputs in 4-bit systems and one 8-bit output and two inputs in 8-bit systems. The resulting data winds up left justified in the MPU with zeroes automatically filled in the unused low order bits by the LTC1095. In section 5 another example is given using the MC68HC05C4 which positions data right justified inside the MPU.

### 4. Operation with DIN and DOUT Tied Together

The LTC1095 can be operated with D<sub>IN</sub> and D<sub>OUT</sub> tied together. This eliminates one of the lines required to communicate to the MPU. Data is transmitted in both directions on a single wire. The processor pin connected to this data line should be configurable as either an input or an output. The LTC1095 will take control of the data line and drive it low on the 7th falling CLK edge after the start bit is received (see Figure 2). Therefore the processor port line must be switched to an input before this happens, to avoid a conflict.

In the next section, an example is made of interfacing the LTC1095 with  $D_{\text{IN}}$  and  $D_{\text{OUT}}$  tied together to the Intel 8051 MPU.




Figure 1. LTC1095 Input and Output Word Arrangments for 4-Bit and 8-Bit Serial Port Microprocessors






Figure 2. LTC1095 Operation with DIN and DOUT Tied Together

#### 5. Microprocessor Interfaces

The LTC1095 can interface directly (without external hardware) to most popular microprocessor (MPU) synchronous serial formats (see Table 1). If an MPU without a dedicated serial port is used, then 3 or 4 of the MPU's parallel port lines can be programmed to form the serial link to the LTC1095. Included here are one serial interface example and one example showing a parallel port programmed to form the serial interface.

# Motorola SPI (MC68HC05C4, MC68HC11)

The MC68HC05C4 has been chosen as an example of an MPU with a dedicated serial port. This MPU transfers data MSB first and in 8-bit increments. With three 8-bit transfers, the A/D result is read into the MPU. The first 8-bit transfer sends the start bit and the SGL/DIFF bit of the D<sub>IN</sub> word to the LTC1095. The second 8-bit transfer clocks the remaining D<sub>IN</sub> word bits, and B9 and B8 of the A/D conversion result. The third transfer clocks the remaining D<sub>OUT</sub> bits into the  $\mu$ P.

ANDing the most significant byte with 03 Hex clears the 6 most significant bits. Notice how the position of the start bit in the first MPU transmit word is used to position the A/D result right justified in two memory locations.


Table 1. Microprocessors with Hardware Serial Interfaces Compatible with the LTC1095

PART NUMBER	TYPE OF INTERFACE			
Motorola				
MC6805S2, S3	SPI			
MC68HC11	SPI			
MC68HC05	SPI			
RCA				
CDP68HC05	SPI			
Hitachi				
HD6305	SCI Synchronous			
HD63705	SCI Synchronous			
HD6301	SCI Synchronous			
HD63701	SCI Synchronous			
HD6303	SCI Synchronous			
HD64180	CSI/O			
National Semiconducto				
COP400 Family	MICROWIRE†			
COP800 Family	MICROWIRE/PLUS†			
NS8050U	MICROWIRE/PLUS			
HPC16000 Family	MICROWIRE/PLUS			
Texas Instruments				
TMS7002	Serial Port			
TMS7042	Serial Port			
TMS70C02	Serial Port			
TMS70C42	Serial Port			
TMS32011*	Serial Port			
TMS32020	Serial Port			
TMS320C25*	Serial Port			


\*Requires external hardware †MICROWIRE and MICROWIRE/PLUS are trademarks of National Semiconductor Corp.



### Data Exchange Between LTC1095 and MC68HC05C4



# Hardware and Software Interface to Motorola MC68HC05C4 Microcontroller



D<sub>OUT</sub> from LTC1095 stored in MC68HC05C4 RAM

	_						MS		
Location A	0	0	0	0	0	0	<b>B9</b>	В8	byte 1
								LSB	
Location A + 1	B7	7 B6	6 B	5 B	4 B	3 B	2 B1	B0	byte 2


LABEL	MNEMONIC	COMMENTS
START	BCLRn	Bit 0 Port C goes low (CS goes low)
	LDA	Load LTC1095 D <sub>IN</sub> word into Acc.
	STA	Load LTC1095 D <sub>IN</sub> word into SPI from Acc.
		Transfer begins.
	TST	Test status of SPIF
	BPL	Loop to previous instruction if not done
		with transfer
	LDA	Load next LTC1095 D <sub>IN</sub> word into Acc.
	STA	Load LTC1095 D <sub>IN</sub> word into SPI from Acc.
		Transfer begins.
	TST	Test status of SPIF
	BPL	Loop to previous instruction if not done
		with transfer
	LDA	Load contents of SPI data register
		into Acc. (D <sub>OUT</sub> MSBs)
	STA	Start next SPI cycle
	AND	Clear 6 MSBs of first D <sub>OUT</sub> word
	STA	Store in memory location A (MSBs)
	TST	Test status of SPIF
	BPL	Loop to previous instruction if not done
		with transfer
	BSETn	Set B0 of Port C (CS goes high)
	LDA	Load contents of SPI data register into
		Acc. (D <sub>OUT</sub> LSBs)
_	STA	Store in memory location A + 1 (LSBs)

#### Interfacing to the Parallel Port of the Intel 8051 Family

The Intel 8051 has been chosen to demonstrate the interface between the LTC1095 and parallel port microprocessors. Normally the  $\overline{\text{CS}}$ , CLK and  $\text{D}_{\text{IN}}$  signals would be generated on 3 port lines and the  $\text{D}_{\text{OUT}}$  signal read on a 4th port line. This works very well. However, we will demonstrate here an interface with the  $\text{D}_{\text{IN}}$  and  $\text{D}_{\text{OUT}}$  of the LTC1095 tied together as described in section 4. This saves one wire.

The 8051 first sends the start bit and MUX address to the LTC1095 over the data line connected to P1.2. Then P1.2 is reconfigured as an input (by writing to it a one) and the 8051 reads back the 10-bit A/D result over the same data line.

#### Hardware and Software Interface to 8051 Microcontroller




DOUT from LTC1095 stored in 8051 RAM

	MSB							
R2	B9	B8	<b>B7</b>	<b>B6</b>	<b>B</b> 5	B4	<b>B</b> 3	B2
		LSE	3					
R3	B1	B0	0	0	0	0	0	0

#### MNEMONIC **OPERAND COMMENTS** LABEL MOV A. #FFH D<sub>IN</sub> word for LTC1095 **SETB** P1.4 Make sure CS is high CS goes low CLR P1.4 Load counter MOV R4, #07 Rotate D<sub>IN</sub> bit into-Carry LOOP 1 RLC P1.3 CLK goes low CLR Output D<sub>IN</sub> bit to MOV P1.2. C LTC1095 CLK goes high **SETB** P1.3 **R4, LOOP 1** DJNZ Next bit Bit 2 becomes an input MOV P1.#04 CLR P1.3 **CLK** goes low R4. #09 Load counter MOV LOOP C, P1.2 Read data bit into Carry MOV Rotate data bit into Acc. RLC Α P1.3 CLK goes high **SETB** P1.3 CLK goes low CLR R4, LOOP Next bit DJNZ Store MSBs in R2 R2, A MOV C, P1.2 Read data bit into Carry MOV **SETB** P1.3 CLK goes high CLK goes low P1.3 CLR Clear Acc. **CLR** Α Rotate data bit from **RLC** A Carry to Acc. C. P1.2 Read data bit into Carry MOV Rotate right into Acc. **RRC** A Rotate right into Acc. **RRC** A Store LSBs in R3 MOV R3, A **SETB** P1.4 CS goes high

#### Data Exchange Between LTC1095 and 8051






Figure 3. Several LTC1095s Sharing One 3 Wire Serial Interface

#### **Sharing the Serial Interface**

The LTC1095 can share the same 2 or 3 wire serial interface with other peripheral components or other LTC1095s (see Figure 3). In this case, the  $\overline{\text{CS}}$  signals decide which LTC1095 is being addressed by the MPU.

#### **ANALOG CONSIDERATIONS**

#### 1. Grounding

The LTC1095 should be used with an analog ground plane and single point grounding techniques.

The AGND pin should be tied directly to this ground plane.

The DGND pin of the LTC1095 can also be tied directly to this ground plane because minimal digital noise is generated within the chip itself.

The  $V_{CC}$  pin should be bypassed to the ground plane with a 4.7 $\mu$ F tantalum with leads as short as possible. The V<sup>-</sup> pin should be bypassed with a 0.1 $\mu$ F ceramic disk. For single supply applications, V<sup>-</sup> can be tied to the ground plane.

It is also recommended that the COM pin be tied directly to the ground plane. All analog inputs should be referenced directly to the single point ground. Digital inputs and outputs should be shielded from and/or routed away from the reference and analog circuitry.

Figure 4 shows an example of an ideal LTC1095 ground plane design for a two sided board. Of course this much ground plane will not always be possible, but users should strive to get as close to this ideal as possible.




Figure 4. Example Ground Plane for the LTC1095

#### 2. Bypassing

For good performance,  $V_{CC}$  must be free of noise and ripple. Any changes in the  $V_{CC}$  voltage with respect to analog ground during a conversion cycle can induce errors or noise in the output code.  $V_{CC}$  noise and ripple can be kept below 1mV by bypassing the  $V_{CC}$  pin directly to the analog ground plane with a  $4.7\mu F$  tantalum with leads as short as possible. Figures 5 and 6 show the effects of good and poor  $V_{CC}$  bypassing.

#### 3. Analog inputs

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1095 have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.


#### **Source Resistance**

The analog inputs of the LTC1095 look like a 60pF capacitor ( $C_{IN}$ ) in series with a 5000 resistor ( $R_{ON}$ ) as shown in Figure 7.  $C_{IN}$  gets switched between the selected "+" and "-" inputs once during each conversion cycle. Large external source resistances and capacitances will slow the settling of the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allowed time.

# "+" Input Settling

This input capacitor is switched onto the "+" input during the sample phase (t<sub>SMPL</sub>, see Figure 8). The sample phase is the 1 1/2 CLK cycles before the conversion starts. The voltage on the "+" input must settle completely within this sample time. Minimizing R<sub>SOURCE</sub> and C1 will improve the input settling time. If large "+" input source re-

sistance must be used, the sample time can be increased by using a slower CLK frequency. With the minimum possible sample time of  $3\mu s$ ,  $R_{SOURCE}^+ < 2k$  and C1 < 20pF will provide adequate settling.



DIV عرد HORIZONTAL: 10

Figure 5. Poor  $V_{CC}$  Bypassing. Noise and Ripple Can Cause A/D Errors.




Figure 6. Good  $V_{CC}$  Bypassing Keeps Noise and Ripple On  $V_{CC}$  Below 1mV




Figure 7. Analog Input Equivalent Circuit




Figure 8. "+" and "-" Input Settling Windows

# "-" Input Settling

At the end of the sample phase the input capacitor switches to the "-" input and the conversion starts (see Figure 8). During the conversion, the "+" input voltage is effectively "held" by the sample and hold and will not affect the conversion result. However, it is critical that the "-" input voltage settle completely during the first CLK cycle of the conversion time and be free of noise. Minimizing RSOURCE and C2 will improve settling time. If large "-" input source resistance must be used, the time allowed for settling can be extended by using a slower CLK frequency. At the maximum CLK rate of 500kHz, RSOURCE  $< 1k\Omega$  and < 100 and < 100 colored will provide adequate settling.

#### **Input Op Amps**

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 8). Again, the "+" and "-" input sampling times can be extended as described above to accommodate slower op amps. Most op amps including the LT1006 and LT1013 single supply op amps, can be made to settle well even with the minimum settling windows of  $3\mu s$  ("+" input) and  $2\mu s$  ("-" input) which occur at the maximum clock rate of 500kHz. Figures 9 and 10 show examples of adequate and poor op amp settling.

#### **RC Input Filtering**

It is possible to filter the inputs with an RC network as shown in Figure 11. For large values of  $C_F$  (e.g.,  $1\mu F$ ), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately  $I_{DC} = 60 pF \times V_{IN}/t_{CYC}$  and is roughly proportional to  $V_{IN}$ . When running at the minimum cycle time of  $38\mu s$ , the input current equals  $8\mu A$  at  $V_{IN} = 5V$ . In this case, a filter resistor of  $50\Omega$  will cause 0.1LSB of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time as shown in the typical curve of Maximum Filter Resistor vs Cycle Time.

#### **Input Leakage Current**

Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of  $1\mu A$  (at  $125^{\circ}C$ ) flowing through a source resistance of  $1k\Omega$  will cause a voltage drop of 1mV or 0.2LSB. This error will be much reduced at lower temperatures because leakage drops rapidly (see typical curve of Input Channel Leakage Current vs Temperature).

# 4. Sample and Hold

# Single Ended Inputs

The LTC1095 provides a built-in sample and hold (S&H) function for signals acquired in the single ended mode. This sample and hold allows conversion of rapidly varying signals (see typical curve of S&H Acquisition Time vs Source Resistance). The input voltage is sampled during the  $t_{SMPL}$  time as shown in Figure 8. The sampling interval

begins as the bit preceding the MSBF bit is shifted in and continues until the falling CLK edge after the MSBF bit is received. On this falling edge, the S&H goes into hold mode and the conversion begins.




Figure 9. Adequate Settling of Op Amp Driving Analog Input




Figure 10. Poor Op Amp Settling Can Cause A/D Errors




Figure 11. RC Input Filtering

#### **Differential Inputs**

With differential inputs, the A/D no longer converts just a single voltage but rather the difference between two voltages. In this case, the voltage on the selected "+" input is still sampled and held and therefore may be rapidly time varying just as in single ended mode. However, the voltage on the selected "-" input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the differencing operation may not be performed accurately. The conversion time is 10 CLK cycles. Therefore, a change in the "-" input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the "-" input this error would be:

$$V_{ERROR(MAX)} = V_{PEAK} \times 2 \times \pi \times f("-") \times 10/f_{CLK}$$

Where f("-") is the frequency of the "-" input voltage,  $V_{PEAK}$  is its peak amplitude and  $f_{CLK}$  is the frequency of the CLK. In most cases  $V_{ERROR}$  will not be significant. For a 60Hz signal on the "-" input to generate a 1/4LSB error (1.25mV) with the converter running at CLK = 500kHz, its peak value would have to be 150mV.

#### 5. Internal Reference

The LTC1095 contains an internal precision 5V buried zener reference which is capable of supplying the full scale reference for the converter when connected as shown in Figure 15. With its 10mA output current the reference can also power the A/D and other external circuitry to provide a TTL input/TTL output system running off a single 7.2V-40V supply (see Figure 16).

#### 6. Reference Input

The voltage on the reference input of the LTC1095 defines the voltage span of the A/D converter. The reference input looks primarily like a  $10k\Omega$  resistor to ground but will have transient capacitive switching currents due to the switched capacitor conversion technique (see Figure 12).

During each bit test of the conversion (every CLK cycle), a capacitive current spike will be generated on the reference pin by the A/D. These current spikes settle quickly and do not cause a problem. However, if slow settling circuitry is used to drive the reference input, care must be taken to ensure that transients caused by these current spikes settle completely during each bit test of the conversion.




Figure 12. Reference Input Equivalent Circuit




Figure 13. Adequate Reference Settling




Figure 14. Poor Reference Settling Can Cause A/D Errors

When driving the reference input, three things should be kept in mind:

- 1. The source resistance ( $R_{OUT}$ ) driving the reference input should be low (less than  $1\Omega$ ) to prevent DC drops caused by the 1mA maximum reference current ( $I_{REF,IN}$ ).
- 2. Transients on the reference input caused by the capacitive switching currents must settle completely during each bit test (each CLK cycle). Figures 13 and 14 show examples of both adequate and poor settling. Using a slower CLK will allow more time for the reference to settle. However, even at the maximum CLK rate of 500kHz most references and op amps can be made to settle within the 2μs bit time.
- 3. It is recommended that REF<sub>IN</sub> be tied to REF<sub>OUT</sub> as shown in Figure 15.




Figure 15. Suggested Circuit for REF<sub>IN</sub> Tied to REF<sub>OUT</sub>




Figure 16. LTC1095 Single Supply Operation

#### 7. Reduced Reference Operation

The LTC1095 can operate with reference voltages below 1V, by dividing down the 5V reference output voltage as shown in Figure 17.

The effective resolution of the LTC1095 will be increased by reducing the input span of the converter. The LTC1095 exhibits good linearity and gain over a wide range of reference voltages (see typical curves of Linearity and Full Scale Error vs Reference Voltage). However, care must be taken when operating at low values of V<sub>REF IN</sub> because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low V<sub>REF IN</sub> values.

- 1. Offset
- 2. Noise
- 3. Conversion speed (CLK frequency)

### Offset with Reduced Reference Voltages

The offset of the LTC1095 has a larger effect on the output code when the A/D is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Unadjusted Offset Error vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of VOS. For example, a




Figure 17. Operating LTC1095 on Reduced Reference Voltage

V<sub>OS</sub> of 0.5mV which is 0.1LSB with a 5V reference becomes 0.5LSB with a 1V reference and 2.5LSBs with a 0.2V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the "-" input to the LTC1095.

#### **Noise with Reduced Reference Voltages**

The total input referred noise of the LTC1095 can be reduced to approximately  $200\mu V$  peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference input. This noise is insignificant with a 5V reference but will become a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Noise Error vs Reference Voltage shows the LSB contribution of this  $200\mu V$  of noise.

For operation with a 5V reference, the  $200\mu V$  noise is only 0.04LSB peak-to-peak. In this case, the LTC1095 noise will contribute virtually no uncertainty to the output code. However, for reduced references, the noise may cause undesirable jitter in the output code. For example, with a

1V reference, this same  $200\mu V$  noise is 0.2LSB peak-to-peak. This will reduce the range of input voltages, over which a stable output code can be achieved, by 0.2LSB. If the reference is further reduced to 200mV, the  $200\mu V$  noise becomes equal to one LSB and a stable code may be difficult to achieve. In this case, averaging readings may be necessary.


This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on:  $V_{CC}$ , REF<sub>IN</sub>,  $V_{IN}$  or  $V^-$ ) will add to the internal noise. The lower the reference voltage to be used, the more critical it becomes to have a clean, noise-free setup.

#### **Conversion Speed with Reduced Reference Voltages**

With reduced reference voltages, the LSB step size is reduced and the LTC1095 internal comparator overdrive is reduced. Therefore, it may be necessary to reduce the maximum CLK frequency when low reference voltages are used.

# TYPICAL APPLICATIONS

Micropower, 500V Opto Isolated, Multichannel, 10-Bit Data Acquisition System





# TYPICAL APPLICATIONS

**68HC05 Code Communicates with LTC1095 through Opto-Isolators** 

LABEL	MNEMONIC	OPERAND	COMMENTS
	ORG	\$100	
	CLRX		Clear X register
	LDA	#\$1F	CH0
	STA	\$50	CH0 address
	LDA	#\$9F	CH1
	STA	\$51	CH1 address
	LDA	#\$3F	CH2
	STA	\$52	CH2 address
	LDA	#\$BF	CH3
	STA	\$53	CH3 address
	LDA	#\$5F	CH4
	STA	\$54	CH4 address
	LDA	#\$DF	CH5
	STA	\$55	CH5 address
	LDA	#\$53	Data for SPCR
	STA	\$0A	Load data into SPCR
	LDA	#\$FF	Data for DDR
	STA	\$06	Configure PORT C DDR
START	BCLR	1,\$02	C1 (PWR OFF) goes low
	LDA	#\$FF	Load counter
T1	DECA	[	Decrement Acc.
	BNE	T1	
	LDA	#\$FF	Load counter
T2	DECA		Decrement Acc.
	BNE	T2	
	LDA .	#\$FF	Load counter
T3	DECA	[	Decrement Acc.
	BNE	T3	
	LDA	#\$FF	Load counter

LABEL	MNEMONIC	OPERAND	COMMENTS
T4	DECA		Decrement Acc.
	BNE	T4	-
START1	BCLR	0,\$02	C0 (CS) goes low
	LDA	#\$03	D <sub>IN</sub> prefix start and SGL
	STA -	\$0C	. Start transfer
TEST2	TST	\$0B	<ul><li>Test if done</li></ul>
}	BPL	TEST2	If not try again
]	LDA	\$50,X	Put D <sub>IN</sub> word in Acc.
	STA -	\$0C -	Start transfer
TEST	TST	\$0B	Test if done
<b>`</b>	BPL	TEST	If not try again
	LDA	#0C	Load MSBs tn Acc.
	STA	\$60,X	Store MSBs in \$60 + X
SKIP	LDA	#\$FF	Insure 1's output last
	STA	\$0C	Start next transfer
TEST1	TST	\$0B	Test if done
	BPL	TEST1	If no <u>t t</u> ry again
ļ	BSET	0,\$02	C0 (CS) goes high
	LDA	\$0C	Put LSBs in Acc.
	STA	\$70,X	Put LSBs in \$70 + x
SKIP1	INCX		Increment X register
	CPX-	#\$06	Check if done
[	BNE	START1	
	BSET	1,\$02	Set C1 (PWR OFF)
	CLRX		Reset counter
	JMP	<u> </u>	Start next loop

# PRCKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

