

INITIAL RELEASE Final Electrical Specifications LTC1450/LTC1450L

# Parallel Input, 12-Bit Rail-to-Rail Micropower DACs in SSOP

December 1995

# FEATURES

- 12-Bit Resolution
- Buffered True Rail-to-Rail Voltage Output
- 3V Operation (LTC1450L) I<sub>CC</sub>: 250µA Typ
- 5V Operation (LTC1450) I<sub>CC</sub>: 400µA Typ
- Parallel 12-Bit or 8 + 4-Bit Double Buffered Digital Input
- Internal Reference
- Output Buffer Configurable to Gain of 1 or 2
- Configurable as a Multiplying DAC
- Internal Power-On Reset
- Maximum DNL Error: 0.5LSB

# APPLICATIONS

- Digital Calibration
- Industrial Process Control
- Automatic Test Equipment
- Arbitrary Function Generators
- Battery-Powered Data Conversion Products

# DESCRIPTION


The LTC<sup>®</sup>1450/LTC1450L are complete single supply, railto-rail voltage output, 12-bit digital-to-analog converters (DACs) in a 24-pin SSOP or PDIP package. They include an output buffer amplifier, reference and a double buffered parallel digital interface.

The LTC1450 operates from a 4.5V to 5.5V supply. The output can be configured for 4.095V or 2.048V full-scale. It has a 2.048V internal reference.

The LTC1450L operates from a 2.7V to 5.5V supply. The output can be configured for 2.5V or 1.22V full-scale. It has a 1.22V internal reference.

The LTC1450/LTC1450L offer true stand-alone performance. In addition, the reference output, high and low reference inputs and gain setting resistor are brought to pins for maximum flexibility.

LT, LTC and LT are registered trademarks of Linear Technology Corporation.



# TYPICAL APPLICATION




Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

# **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	
TTL Input Voltage	–0.5V to 7.5V
V <sub>OUT</sub>	-0.5V to V <sub>CC</sub> + 0.5V
REF OUT	-0.5V to V <sub>CC</sub> + 0.5V
Maximum Junction Temperature	125°C
Operating Temperature Range	
Commercial	0°C to 70°C
Industrial	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 s	ec) 300°C

# PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

# **ELECTRICAL CHARACTERISTICS** $V_{CC} = 4.5V$ to 5.5V (LTC1450), 2.7V to 5.5V (LTC1450L), internal or external reference ( $V_{REF OUT} \le V_{CC}/2$ ), $V_{OUT}$ unloaded, REF OUT = REF HI, REF LO = GND = GAIN 1/GAIN 2, $T_A = T_{MIN}$ to $T_{MAX}$ , unless

external reference ( $V_{REF OUT} \le V_{CC}/2$ ),  $V_{OUT}$  unloaded, REF OUT = REF HI, REF LO = GND = GAIN 1/GAIN 2,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
DAC							
	Resolution		•	12			Bits
DNL	Differential Nonlinearity	Guaranteed Monotonic (Note 1)	•			±0.5	LSB
INL	Integral Nonlinearity	T <sub>A</sub> = 25°C				±3.5	LSB
		(Note 1)	•			±4.0	LSB
V <sub>OS</sub>	Offset Error	$T_A = 25^{\circ}C$				±12	mV
			•			±18	mV
V <sub>OS</sub> TC	Offset Error Temperature Coefficient				±15		μV/°C
V <sub>FS</sub>	Full-Scale Voltage	Using Internal Reference, LTC1450, T <sub>A</sub> = 25°C		4.065	4.095	4.125	V
		Using Internal Reference, LTC1450	•	4.045	4.095	4.145	V
		External 2.048V Reference, LTC1450	•	4.075	4.095	4.115	V
		Using Internal Reference, LTC1450L, T <sub>A</sub> = 25°C		2.470	2.500	2.530	V
		Using Internal Reference, LTC1450L	•	2.460	2.500	2.540	V
		External 1.22V Reference, LTC1450L	•	2.480	2.500	2.520	V
V <sub>FS</sub> TC	Full-Scale Voltage Temperature Coefficient			±0.10		LSB/°C	
		Using External Reference, LTC1450/LTC1450L			±0.02		LSB/°C
		Using Internal Reference, LTC1450L			±0.10		LSB/°C
Referenc	e Output (REF OUT)						
	Reference Output Voltage	LTC1450L	•	1.195	1.220	1.245	V
		LTC1450	•	2.008	2.048	2.088	V
	Reference Output Temperature Coefficient				$\pm 0.08$		LSB/°C
	Reference Line Regulation		•		0.7	±2	LSB/V
	Reference Load Regulation	$0 \le I_{OUT} \le 100 \mu A$ , LTC1450L	•		0.6	$\pm 3.0$	LSB
		LTC1450	•		0.2	±1.5	LSB
	Short-Circuit Current	REF OUT Shorted to GND	•			80	mA



# $\label{eq:constraint} \begin{array}{l} \textbf{Electrical characteristics} \\ \textbf{V}_{CC} = 4.5 \text{V to } 5.5 \text{V (LTC1450)}, 2.7 \text{V to } 5.5 \text{V (LTC1450L)}, \text{ internal or external reference (V}_{\text{REF OUT}} \leq \textbf{V}_{\text{CC}}/2), \ \textbf{V}_{\text{OUT}} \text{ unloaded}, \ \text{REF OUT} = \text{REF HI, REF LO} = \text{GND} = \text{GAIN 1/GAIN 2}, \ \textbf{T}_{\text{A}} = \textbf{T}_{\text{MIN}} \ \text{to } \textbf{T}_{\text{MAX}}, \ \text{unless otherwise noted}. \end{array}$

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Referenc	e Input (REF LO = GND)	•				1	
	REF HI Input Range	$V_{\text{REF HI}} \le V_{\text{CC}} - 1.5V$ $V_{\text{REF LO}} \le V_{\text{CC}} - 1.5V$	•			V <sub>CC</sub> /2 V <sub>CC</sub> /2	V
	REF HI Input Resistance			8	18	30	kΩ
	REF HI Input Capacitance		-	0	15	00	pF
Power S					10		pi
V <sub>CC</sub>	Positive Supply Voltage	For Specified Performance, LTC1450L		2.7		5.5	V
v		LTC1450	•	4.5		5.5	v
I <sub>CC</sub>	Supply Current	$4.5V \le V_{CC} \le 5.5V$ (Note 4) LTC1450	•	300	400	620	μA
00		$2.7V \le V_{CC} \le 5.5V$ (Note 4) LTC1450L	•	150	250	500	μΑ
Op Amp	DC Performance		•				
	Short-Circuit Current Low	V <sub>OUT</sub> Shorted to GND	•			100	mA
	Short-Circuit Current High	V <sub>OUT</sub> Shorted to V <sub>CC</sub>	•			120	mA
	Output Impedance to GND	Input Code = 0	•		40	120	Ω
AC Perfo	rmance	·	·			•	
	Voltage Output Slew Rate	(Note 2)	•	0.5	1.0		V/µs
	Voltage Output Settling Time	(Notes 2, 3) to ±0.5LSB			14		μs
	Digital Feedthrough	LDAC = 1			1.5		(nV)(s)
	AC Feedthrough	REF HI = 1kHz, $2V_{P-P}$			-95		dB
SINAD	Signal-to-Noise + Distortion	REF HI = 1kHz, 2V <sub>P-P</sub> (Code: All 1's)			85		dB
Digital I/	0						
V <sub>IH</sub>	Digital Input High Voltage	V <sub>CC</sub> = 3V, LTC1450L V <sub>CC</sub> = 5V, LTC1450	•	2.2 2.4			V V
V <sub>IL</sub>	Digital Input Low Voltage	$V_{CC} = 3V, E101430$ $V_{CC} = 3V, LTC1450L$		2.4		0.8	v
vIL	Digital Input Low Voltage	$V_{CC} = 3V, LTC1450L$ $V_{CC} = 5V, LTC1450$	•			0.8 0.8	V
I <sub>LEAK</sub>	Digital Input Leakage	$V_{CC} = 5V$ , $V_{IN} = GND$ to $V_{CC}$	•			±10	μA
CIN	Digital Input Capacitance	Guaranteed by Design. Not Subject to Test	•			10	pF
Switchin	g Characteristics						
t <sub>CS</sub>	CS (MSB or LSB) Pulse Width	V <sub>CC</sub> = 3V, LTC1450L	•	40			ns
		V <sub>CC</sub> = 5V, LTC1450	•	40			ns
t <sub>WR</sub>	WR Pulse Width	$V_{CC} = 3V, LTC1450L$	•	40			ns
		$V_{CC} = 5V, LTC1450$	•	40			ns
t <sub>CWS</sub>	CS to WR Setup	$V_{CC} = 3V, LTC1450L$	•	0			ns
		$V_{CC} = 5V$ , LTC1450	•	0			ns
t <sub>CWH</sub>	CS to WR Hold	V <sub>CC</sub> = 3V, LTC1450L V <sub>CC</sub> = 5V, LTC1450	•	0 0			ns
	Data Valid to WR Setup	$V_{CC} = 3V, LTC1450$ $V_{CC} = 3V, LTC1450L$		40			ns
t <sub>DWS</sub>		$V_{CC} = 5V$ , LTC1450L $V_{CC} = 5V$ , LTC1450		40 40			ns ns
t <sub>DWH</sub>	Data Valid to WR Hold	$V_{CC} = 3V, LTC1450L$		0			ns
UWH		$V_{CC} = 5V, LTC1450$		0			ns
t <sub>LDAC</sub>	LDAC Pulse Width	$V_{CC} = 3V, LTC1450L$	•	40			ns
LDAC		$V_{CC} = 5V, LTC1450$	•	40			ns
t <sub>CLR</sub>	CLR Pulse Width	$V_{CC} = 3V, LTC1450L$	•	40			ns
JEN .		$V_{CC} = 5V, LTC1450$		40			ns

The • denotes specifications which apply over the full operating temperature range.

Note 1: Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 4095 (full-scale).

Note 2: Load is  $5k\Omega$  in parallel with 100pF.

Note 3: DAC switched all 1's and the code corresponding to  $V_{\text{OS}}$  for the part, i.e., LTC1450: code 18.

Note 4: Digital inputs at OV or V<sub>CC</sub>.



# PIN FUNCTIONS

**WR** (Pin 1): Write Input (Active Low). Used with CSMSB and/or CSLSB to load data into the input latches.

**CSLSB** (Pin 2): Chip Select Least Significant Byte (Active Low). Used with WR to load data into the LSB input latches. Can be connected to CSMSB for simultaneous loading of both sets of input latches on a 12-bit bus.

**CSMSB (Pin 3):** Chip Select Most Significant Byte (Active Low). Used with WR to load data into the MSB input latches. Can be connected to CSLSB for simultaneous loading of both sets of input latches on a 12-bit bus.

**D0 to D7 (Pins 4 to 11):** Input data for the Least Significant Byte. Loaded into LSB input latch when;  $\overline{WR} = 0$  and  $\overline{CSLSB} = 0$ .

**D8**, **D9**, **D10**, **D11** (**Pins 12**, **13**, **14**, **15**): Input data for the Most Significant Byte. Loaded into MSB input latch when;  $\overline{WR} = 0$  and  $\overline{CSMSB} = 0$ . Can be connected to D0 to D3 for multiplexed operation on an 8-bit bus.

GND (Pin 16): Ground.

**REF LO (Pin 17):** Lower input terminal of the DAC's internal resistor string. Typically connected to Analog

Ground. An input code of  $(000_{\text{H}})$  will connect the output buffer to this end.

**REF HI (Pin 18):** Upper input terminal of the DAC's internal resistor string. Typically connected to REF OUT. An input code of (FFF<sub>H</sub>) will connect the output buffer to 1LSB from this end.

**REF OUT (Pin 19):** Reference Output. Output of the internal 2.048V/1.22V reference. Connect to REF HI to drive internal DAC resistor string.

**V<sub>CC</sub> (Pin 20):** The positive power supply input.  $4.5V \le V_{CC} \le 5.5V$  (LTC1450) and  $2.7V \le V_{CC} \le 5.5V$  (LTC1450L). Requires a bypass capacitor to ground.

**V**<sub>OUT</sub> (**Pin 21**): Voltage Output. Buffered DAC output.

**GAIN 1/GAIN 2 (Pin 22):** Gain Setting Resistor Pin. Connect to GND for G = 2 or to  $V_{OUT}$  for G = 1.

**CLR** (**Pin 23**): Clear Input (Active Low). A low on this pin resets all internal latches to 0s.


**LDAC** (Pin 24): Load DAC (Active Low). Used to transfer the contents of the input latches to the DAC latches which updates the output voltage.

CLR	CSMSB	CSLSB	WR	LDAC	FUNCTION
Н	Н	L	L	Н	Loads the 8LSBs into the input latch
Н	Н	L	↑ (	Н	Latches the 8LSBs into the input latch
Н	Н	1	L	Н	Latches the 8LSBs into the input latch
Н	L	Н	L	Н	Loads the 4MSBs into the input latch
Н	L	Н	↑	Н	Latches the 4MSBs into the input latch
Н	↑	Н	L	Н	Latches the 4MSBs into the input latch
Н	Н	Н	Н	L	Loads the input latch data into the DAC latch
Н	Н	Н	Н	↑	Latches the input latch data into the DAC latch
Н	L	L	L	L	Loads input data into DAC latches (latches transparent)
Н	L	L	L	↑	Latches input data into DAC latches
L	Х	Х	Х	Х	All zeros loaded into input and DAC latches


# DIGITAL INTERFACE TRUTH TABLE



## TIMING DIAGRAM



# **BLOCK DIAGRAM**



# DEFINITIONS

**Resolution (n):** Resolution is defined as the number of digital input bits (n). It defines the number of DAC output states  $(2^n)$  that divide the full-scale range. The resolution does not imply linearity.

Full-Scale Voltage ( $V_{FS}$ ): This is the output of the DAC when all bits are set to 1.

**Voltage Offset Error (V**<sub>OS</sub>): The theoretical voltage at the output when the DAC is loaded with all zeros. The output amplifier can have a true negative offset, but because the part is operated from a single supply, the output cannot go below zero. If the offset is negative, the output will remain near OV resulting in the transfer curve shown in Figure 1.

The offset of the part is measured at the code that corresponds to the maximum offset specification:

 $V_{OS} = V_{OUT} - [(Code)(V_{FS})/(2^n - 1)]$ 

**Least Significant Bit (LSB):** One LSB is the ideal voltage difference between two successive codes.

 $LSB = (V_{FS} - V_{OS})/(2^n - 1) = (V_{FS} - V_{OS})/4095$ 

Nominal LSBs:

LTC1450	LSB = 4.095V/4095 = 1mV
LTC1450L	LSB = 2.5V/4095 = 0.610mV

**Integral Nonlinearity (INL):** End-point INL is the maximum deviation from a straight line passing through the end points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below zero, the linearity is measured between full scale and the code corresponding to the maximum offset specification. The INL error at a given input code is calculated as follows:

**Differential Nonlinearity (DNL):** DNL is the difference between the measured change and the ideal 1LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows:

**Digital Feedthrough:** The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in (nV)(s).




Figure 1. Effect of Negative Offset



# OPERATION

### Parallel Interface

The data on the input of the DAC is loaded into the DAC's input latches when Chip Select (CSLSB and/or CSMSB) and WR are at a logic low. The data that is loaded into the input latches will depend on which of the Chip Selects are at a logic low (see Digital Interface Truth Table). If WR and CSLSB are both low and CSMSB is high, then only data on the 8LSBs (D0 to D7) is loaded into the input latches. Similarly if WR and CSMSB are both low and CSMSB are both low and CSMSB is high, then only data on the 4MSBs (D8 to D11) is loaded into the input latches. Data is loaded into both the Least Significant Data Bits (D0 to D7) and the Most Significant Bits (D8 to D11) at the same time if WR, CSLSB and CSMSB are low.

The input data is latched into the input latches on the rising edge of either the  $\overline{WR}$  or one of the Chip Selects. The  $\overline{WR}$  transition high will latch the data in both input latches. A rising edge on  $\overline{CSMSB}$  will latch data bits D8 to D11. A rising edge on  $\overline{CSLSB}$  will latch data bits D0 to D7.

Once data is loaded into the input latches, it can be loaded into the DAC latch. This will update the analog voltage output of the DAC. The DAC latch is loaded by a logic low on LDAC. The data that is loaded into the DAC latch will be latched on the rising edge of LDAC.

When WR, CSLSB, CSMSB and LDAC are all low the latches are transparent and data on pins D0 to D11 loads directly into the DAC latch.

#### Reference

The LTC1450 includes an internal 2.048V reference, giving the LTC1450 a full-scale range of 4.095V in the gain of 2 configuration. The LTC1450L has an internal 1.22V reference with a full-scale range of 2.5V and a gain of 2.05 in the gain of 2 configuration. The internal reference in the LTC1450 and LTC1450L is not internally connected to the DAC's reference resistor string but is provided on an adjacent pin for flexibility. Because the internal reference is not internally connected to the DAC resistor string, an external reference can be used or the resistor string can be driven with an external source in multiplying configuration. The external reference or source must be capable of driving the 8k minimum DAC ladder resistance.

#### **DAC Ladder Resistor String**

The high and low end of the DAC ladder resistor string (REF HI and REF LO respectively) are not connected internally on this part. Typically REF HI will be connected to REF OUT and REF LO will be connected to GND. This will give the LTC1450 a full-scale range of 4.095V. The full-scale range for the LTC1450L will be 2.5V

Either of these pins can be driven up to  $V_{CC} - 1.5V$  when using the buffer in the gain of 1 configuration. The resistor string pins can be driven to  $V_{CC}/2$  when the buffer is in the gain of 2 configuration (2.05 for the LTC1450L). The resistance between these two pins is typically 18k (8k min).


#### Voltage Output

The output buffer for the LTC1450/LTC1450L can be configured for two different gain settings. By tying the GAIN 1/GAIN 2 pin to GND the gain is set to 2 (2.05 for the LTC1450L). By tying the GAIN 1/GAIN 2 pin to  $V_{OUT}$  the gain is set to one.

The LTC1450 family's rail-to-rail buffered output can source or sink 5mA over the entire operating temperature range while pulling to within 300mV of the positive supply voltage or GND. The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of  $40\Omega$  when driving a load to the rails.




### **PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.



FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

G24 SSOP 0595

N Package 24-Lead PDIP (Narrow 0.300) (LTC DWG # 05-08-1510)



## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1257	Complete Serial I/O V <sub>OUT</sub> 12-Bit DAC	5V to 15V Single Supply in 8-Pin SO and PDIP
LTC1451/LTC1452/LTC1453	Complete Serial I/O V <sub>OUT</sub> 12-Bit DACs	3V/5V Single Supply, Rail-to-Rail in 8-Pin SO and PDIP
LTC7541A	Parallel I/O Multiplying 12-Bit DAC	12-Bit Wide Input
LTC7543/LTC8143	Serial Multiplying 12-Bit DACs	Daisy-Chainable, Flexible Analog and Digital Interface
LTC8043	Serial Multiplying 12-Bit DAC	8-Pin SO and PDIP

8

