

FEATURES

- **70MHz Gain-Bandwidth**
- **1000V/ μ s Slew Rate**
- **7.5mA Maximum Supply Current per Amplifier**
- Unity Gain Stable
- C-Load™ Op Amp Drives All Capacitive Loads
- 9nV/ $\sqrt{\text{Hz}}$ Input Noise Voltage
- 1.5mV Maximum Input Offset Voltage
- 2 μ A Maximum Input Bias Current
- 350nA Maximum Input Offset Current
- 50mA Minimum Output Current
- ± 7.5 V Minimum Output Swing into 150 Ω
- 4.5V/mV Minimum DC Gain, $R_L=1k$
- 50ns Settling Time to 0.1%, 10V Step
- 0.06% Differential Gain, $A_V=2$, $R_L=150\Omega$
- 0.04° Differential Phase, $A_V=2$, $R_L=150\Omega$
- Specified at ± 2.5 V, ± 5 V, and ± 15 V

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems


DESCRIPTION

The LT1364/LT1365 are dual and quad high speed operational amplifiers with outstanding AC and DC performance. The amplifiers feature much lower supply current and higher slew rate than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with matched high impedance inputs and the slewing performance of a current feedback amplifier. The high slew rate and single stage design provide excellent settling characteristics which make the circuit an ideal choice for data acquisition systems. Each output drives a 150 Ω load to ± 7.5 V with ± 15 V supplies and to ± 3.4 V on ± 5 V supplies. The amplifiers are stable with any capacitive load making them useful in buffer or cable driving applications.

The LT1364/LT1365 are members of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For a single amplifier version of the LT1364/LT1365 see the LT1363 data sheet. For 50MHz devices with 4mA supply currents see the LT1360 through LT1362 data sheets. For lower supply current amplifiers see the LT1354 to LT1359 data sheets. Singles, duals, and quads of each amplifier are available.


C-Load is a trademark of Linear Technology Corporation

TYPICAL APPLICATION



1364/1365 TA01

A_V = -1 Large-Signal Response



1364/1365 TA02

LT1364/LT1365

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V^+ to V^-)	36V
Differential Input Voltage	$\pm 10V$
Input Voltage	$\pm V_S$
Output Short-Circuit Duration (Note 1)	Indefinite
Operating Temperature Range	-40°C to 85°C

Specified Temperature Range	-40°C to 85°C
Maximum Junction Temperature (See Below)	
Plastic Package	150°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

 N8 PACKAGE 8-LEAD PLASTIC DIP $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 130^\circ\text{C}/\text{W}$	ORDER PART NUMBER LT1364CN8	 S8 PACKAGE 8-LEAD PLASTIC SOIC $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 190^\circ\text{C}/\text{W}$	ORDER PART NUMBER LT1364CS8
 N PACKAGE 14-LEAD PLASTIC DIP $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 110^\circ\text{C}/\text{W}$	ORDER PART NUMBER LT1365CN	 S PACKAGE 16-LEAD PLASTIC SOIC $T_{JMAX} = 150^\circ\text{C}$, $\theta_{JA} = 150^\circ\text{C}/\text{W}$	ORDER PART NUMBER LT1365CS

Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 2)	$\pm 15V$		0.5	1.5	mV
			$\pm 5V$		0.5	1.5	mV
			$\pm 2.5V$		0.7	1.8	mV
I_{OS}	Input Offset Current		$\pm 2.5V$ to $\pm 15V$		120	350	nA
I_B	Input Bias Current		$\pm 2.5V$ to $\pm 15V$		0.6	2.0	μA
e_n	Input Noise Voltage	$f = 10\text{kHz}$	$\pm 2.5V$ to $\pm 15V$		9		$\text{nV}/\sqrt{\text{Hz}}$
i_n	Input Noise Current	$f = 10\text{kHz}$	$\pm 2.5V$ to $\pm 15V$		1		$\text{pA}/\sqrt{\text{Hz}}$
R_{IN}	Input Resistance	$V_{CM} = \pm 12V$	$\pm 15V$	12	50		$\text{M}\Omega$
	Input Resistance	Differential	$\pm 15V$		5		$\text{M}\Omega$
C_{IN}	Input Capacitance		$\pm 15V$		3		pF

ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CM} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	TYP	MAX	UNITS
	Input Voltage Range +		±15V	12.0	13.4		V
			±5V	2.5	3.4		V
			±2.5V	0.5	1.1		V
	Input Voltage Range -		±15V		-13.2	-12.0	V
			±5V		-3.2	-2.5	V
			±2.5V		-0.9	-0.5	V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12\text{V}$ $V_{CM} = \pm 2.5\text{V}$ $V_{CM} = \pm 0.5\text{V}$	±15V	84	90		dB
			±5V	76	81		dB
			±2.5V	66	71		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		90	100		dB
A _{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12\text{V}$, $R_L = 1\text{k}\Omega$	±15V	4.5	9.0		V/mV
		$V_{OUT} = \pm 10\text{V}$, $R_L = 500\Omega$	±15V	3.0	6.5		V/mV
		$V_{OUT} = \pm 7.5\text{V}$, $R_L = 150\Omega$	±15V	2.0	3.8		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 500\Omega$	±5V	3.0	6.4		V/mV
		$V_{OUT} = \pm 2.5\text{V}$, $R_L = 150\Omega$	±5V	2.0	5.6		V/mV
		$V_{OUT} = \pm 1\text{V}$, $R_L = 500\Omega$	±2.5V	2.5	5.2		V/mV
V _{OUT}	Output Swing	$R_L = 1\text{k}$, $V_{IN} = \pm 40\text{mV}$	±15V	13.5	14.0		±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	±15V	13.0	13.7		±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	±5V	3.5	4.1		±V
		$R_L = 150\Omega$, $V_{IN} = \pm 40\text{mV}$	±5V	3.4	3.8		±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40\text{mV}$	±2.5V	1.3	1.7		±V
I _{OUT}	Output Current	$V_{OUT} = \pm 7.5\text{V}$	±15V	50	60		mA
		$V_{OUT} = \pm 3.4\text{V}$	±5V	23	29		mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0\text{V}$, $V_{IN} = \pm 3\text{V}$	±15V	70	105		mA
SR	Slew Rate	$A_V = -2$, (Note 3)	±15V	750	1000		V/μs
			±5V	300	450		V/μs
	Full Power Bandwidth	10V Peak, (Note 4)	±15V		15.9		MHz
		3V Peak, (Note 4)	±5V		23.9		MHz
GBW	Gain-Bandwidth	$f = 200\text{kHz}$	±15V	50	70		MHz
			±5V	35	50		MHz
			±2.5V		40		MHz
t _r , t _f	Rise Time, Fall Time	$A_V = 1$, 10%-90%, 0.1V	±15V		2.6		ns
			±5V		3.6		ns
	Overshoot	$A_V = 1$, 0.1V	±15V		36		%
			±5V		23		%
	Propagation Delay	50% V_{IN} to 50% V_{OUT} , 0.1V	±15V		4.6		ns
			±5V		5.6		ns
t _s	Settling Time	10V Step, 0.1%, $A_V = -1$	±15V		50		ns
			±15V		80		ns
			±5V		55		ns
	Differential Gain	$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 150\Omega$	±15V		0.03		%
			±5V		0.06		%
		$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 1\text{k}$	±15V		0.01		%
			±5V		0.01		%
	Differential Phase	$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 150\Omega$	±15V		0.10		Deg
			±5V		0.04		Deg
		$f = 3.58\text{MHz}$, $A_V = 2$, $R_L = 1\text{k}$	±15V		0.05		Deg
			±5V		0.25		Deg
R ₀	Output Resistance	$A_V = 1$, $f = 1\text{MHz}$	±15V		0.7		Ω
	Channel Separation	$V_{OUT} = \pm 10\text{V}$, $R_L = 500\Omega$	±15V	100	113		dB
I _S	Supply Current	Each Amplifier	±15V		6.3	7.5	mA
		Each Amplifier	±5V		6.0	7.2	mA

ELECTRICAL CHARACTERISTICS $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{\text{CM}} = 0\text{V}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 2)	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●		2.0 2.0 2.2	mV mV mV
	Input V_{OS} Drift	(Note 5)	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●	10	13	$\mu\text{V}/^\circ\text{C}$
I_{OS}	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		500	nA
I_B	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		3	μA
CMRR	Common-Mode Rejection Ratio	$V_{\text{CM}} = \pm 12\text{V}$ $V_{\text{CM}} = \pm 2.5\text{V}$ $V_{\text{CM}} = \pm 0.5\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●	82 74 64		dB dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		●	88		dB
A_{VOL}	Large-Signal Voltage Gain	$V_{\text{OUT}} = \pm 12\text{V}$, $R_L = 1\text{k}\Omega$ $V_{\text{OUT}} = \pm 10\text{V}$, $R_L = 500\Omega$ $V_{\text{OUT}} = \pm 2.5\text{V}$, $R_L = 500\Omega$ $V_{\text{OUT}} = \pm 2.5\text{V}$, $R_L = 150\Omega$ $V_{\text{OUT}} = \pm 1\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ● ● ●	3.6 2.4 2.4 1.5 2.0		V/mV V/mV V/mV V/mV V/mV
V_{OUT}	Output Swing	$R_L = 1\text{k}\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$ $R_L = 500\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$ $R_L = 500\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$ $R_L = 150\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$ $R_L = 500\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$	$\pm 15\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ● ● ●	13.4 12.8 3.4 3.3 1.2		$\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$ $\pm\text{V}$
I_{OUT}	Output Current	$V_{\text{OUT}} = \pm 12.8\text{V}$ $V_{\text{OUT}} = \pm 3.3\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	25 22		mA mA
I_{SC}	Short-Circuit Current	$V_{\text{OUT}} = 0\text{V}$, $V_{\text{IN}} = \pm 3\text{V}$	$\pm 15\text{V}$	●	55		mA
SR	Slew Rate	$A_V = -2$, (Note 3)	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	600 225		V/ μs V/ μs
GBW	Gain-Bandwidth	$f = 200\text{kHz}$	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●	44 31		MHz MHz
	Channel Separation	$V_{\text{OUT}} = \pm 10\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$	●	98		dB
I_S	Supply Current	Each Amplifier Each Amplifier	$\pm 15\text{V}$ $\pm 5\text{V}$	● ●		8.7 8.4	mA mA

ELECTRICAL CHARACTERISTICS $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$, $V_{\text{CM}} = 0\text{V}$ unless otherwise noted. (Note 6)

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	TYP	MAX	UNITS
V_{OS}	Input Offset Voltage	(Note 2)	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●		2.5 2.5 2.7	mV mV mV
	Input V_{OS} Drift	(Note 5)	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●	10	13	$\mu\text{V}/^\circ\text{C}$
I_{OS}	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		600	nA
I_B	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		3.6	μA
CMRR	Common-Mode Rejection Ratio	$V_{\text{CM}} = \pm 12\text{V}$ $V_{\text{CM}} = \pm 2.5\text{V}$ $V_{\text{CM}} = \pm 0.5\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●	82 74 64		dB dB dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		●	87		dB

ELECTRICAL CHARACTERISTICS $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, $V_{\text{CM}} = 0\text{V}$ unless otherwise noted. (Note 6)

SYMBOL	PARAMETER	CONDITIONS	V_{SUPPLY}	MIN	TYP	MAX	UNITS
A_{VOL}	Large-Signal Voltage Gain	$V_{\text{OUT}} = \pm 12\text{V}$, $R_L = 1\text{k}\Omega$	$\pm 15\text{V}$	●	2.5		
		$V_{\text{OUT}} = \pm 10\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$	●	1.5		
		$V_{\text{OUT}} = \pm 2.5\text{V}$, $R_L = 500\Omega$	$\pm 5\text{V}$	●	1.5		
		$V_{\text{OUT}} = \pm 2.5\text{V}$, $R_L = 150\Omega$	$\pm 5\text{V}$	●	1.0		
		$V_{\text{OUT}} = \pm 1\text{V}$, $R_L = 500\Omega$	$\pm 2.5\text{V}$	●	1.3		
V_{OUT}	Output Swing	$R_L = 1\text{k}\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$	$\pm 15\text{V}$	●	13.4		$\pm \text{V}$
		$R_L = 500\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$	$\pm 15\text{V}$	●	12.7		$\pm \text{V}$
		$R_L = 500\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$	$\pm 5\text{V}$	●	3.4		$\pm \text{V}$
		$R_L = 150\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$	$\pm 5\text{V}$	●	3.2		$\pm \text{V}$
		$R_L = 500\Omega$, $V_{\text{IN}} = \pm 40\text{mV}$	$\pm 2.5\text{V}$	●	1.2		$\pm \text{V}$
I_{OUT}	Output Current	$V_{\text{OUT}} = \pm 12.7\text{V}$	$\pm 15\text{V}$	●	25		mA
		$V_{\text{OUT}} = \pm 3.2\text{V}$	$\pm 5\text{V}$	●	21		mA
I_{SC}	Short-Circuit Current	$V_{\text{OUT}} = 0\text{V}$, $V_{\text{IN}} = \pm 3\text{V}$	$\pm 15\text{V}$	●	50		mA
SR	Slew Rate	$A_V = -2$, (Note 3)	$\pm 15\text{V}$	●	550		$\text{V}/\mu\text{s}$
			$\pm 5\text{V}$	●	180		$\text{V}/\mu\text{s}$
GBW	Gain-Bandwidth	$f = 200\text{kHz}$	$\pm 15\text{V}$	●	43		MHz
			$\pm 5\text{V}$	●	30		MHz
I_S	Supply Current	$V_{\text{OUT}} = \pm 10\text{V}$, $R_L = 500\Omega$	$\pm 15\text{V}$	●	98		dB
		Each Amplifier	$\pm 15\text{V}$	●		9.0	mA
		Each Amplifier	$\pm 5\text{V}$	●		8.7	mA

The ● denotes specifications that apply over the full operating temperature range.

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 2: Input offset voltage is pulse tested and is exclusive of warm-up drift.




Note 3: Slew rate is measured between $\pm 10\text{V}$ on the output with $\pm 6\text{V}$ input for $\pm 15\text{V}$ supplies and $\pm 1\text{V}$ on the output with $\pm 1.75\text{V}$ input for $\pm 5\text{V}$ supplies.

Note 4: Full power bandwidth is calculated from the slew rate measurement: $\text{FPBW} = \text{SR}/2\pi V_p$.

Note 5: This parameter is not 100% tested.

Note 6: The LT1364/LT1365 are not tested and are not quality-assurance sampled at -40°C and at 85°C . These specifications are guaranteed by design, correlation, and/or inference from 0°C , 25°C , and/or 70°C tests.


TYPICAL PERFORMANCE CHARACTERISTICS



LT1364/LT1365


TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias Current vs Temperature




1364/1365 G04

Input Noise Spectral Density




1364/1365 G05

Open-Loop Gain vs Resistive Load




1364/1365 G06

Open-Loop Gain vs Temperature




1364/1365 G07

Output Voltage Swing vs Supply Voltage




1364/1365 G08

Output Voltage Swing vs Load Current




1364/1365 G09

Output Short-Circuit Current vs Temperature




1364/1365 G10

Settling Time vs Output Step (Noninverting)



1364/1365 G11


Settling Time vs Output Step (Inverting)



1364/1365 G12


TYPICAL PERFORMANCE CHARACTERISTICS

Output Impedance vs Frequency




1364/1365 G13

Gain and Phase vs Frequency




1364/1365 G14

Crosstalk vs Frequency




1364/1365 G21

Gain-Bandwidth and Phase Margin vs Temperature




1364/1365 G16

Frequency Response vs Supply Voltage ($A_V = 1$)




1364/1365 G17

Frequency Response vs Capacitive Load




1364/1365 G18

Gain-Bandwidth and Phase Margin vs Supply Voltage




1364/1365 G15

Power Supply Rejection Ratio vs Frequency



1364/1365 G19

Common-Mode Rejection Ratio vs Frequency




1364/1365 G20

LT1364/LT1365


TYPICAL PERFORMANCE CHARACTERISTICS

Slew Rate vs Supply Voltage




1364/1365 G22

Slew Rate vs Temperature




1364/1365 G23

Slew Rate vs Input Level




1364/1365 G24

Total Harmonic Distortion vs Frequency




1364/1365 G25

Undistorted Output Swing vs Frequency ($\pm 15\text{V}$)




1364/1365 G26

Undistorted Output Swing vs Frequency ($\pm 5\text{V}$)




1364/1365 G27

2nd and 3rd Harmonic Distortion vs Frequency




1364/1365 G28

Differential Gain and Phase vs Supply Voltage



1364/1365 G29


Capacitive Load Handling



1364/1365 G30


TYPICAL PERFORMANCE CHARACTERISTICS

**Small-Signal Transient
($A_V = 1$)**




1364/1365 TA31

**Small-Signal Transient
($A_V = -1$)**




1364/1365 TA32

**Small-Signal Transient
($A_V = -1, C_L = 200\text{pF}$)**




1364/1365 TA33

**Large-Signal Transient
($A_V = 1$)**




1364/1365 TA34

**Large-Signal Transient
($A_V = -1$)**



1364/1365 TA35

**Large-Signal Transient
($A_V = 1, C_L = 10,000\text{pF}$)**



1364/1365 TA36

APPLICATIONS INFORMATION

Layout and Passive Components

The LT1364/LT1365 amplifiers are easy to use and tolerant of less than ideal layouts. For maximum performance (for example, fast 0.01% settling) use a ground plane, short lead lengths, and RF-quality bypass capacitors ($0.01\mu\text{F}$ to $0.1\mu\text{F}$). For high drive current applications use low ESR bypass capacitors ($1\mu\text{F}$ to $10\mu\text{F}$ tantalum).

The parallel combination of the feedback resistor and gain setting resistor on the inverting input combine with the input capacitance to form a pole which can cause peaking or oscillations. If feedback resistors greater than $5\text{k}\Omega$ are used, a parallel capacitor of value

$$C_F > R_G \times C_{IN}/R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where

a large feedback resistor is used, C_F should be greater than or equal to C_{IN} .

Input Considerations

Each of the LT1364/LT1365 amplifier inputs is the base of an NPN and PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input current can be positive or negative. The offset current does not depend on beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. The inputs can withstand differential input voltages of up to 10V without damage and need no clamping or source resistance for protection.

APPLICATIONS INFORMATION

Capacitive Loading

The LT1364/LT1365 are stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small signal response with 200pF load shows 62% peaking. The large signal response shows the output slew rate being limited to 10V/ μ s by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75 Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

Circuit Operation

The LT1364/LT1365 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500 Ω resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1364/LT1365 are tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.

The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

Power Dissipation

The LT1364/LT1365 combine high speed and large output drive in small packages. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) as follows:

$$\text{LT1364CN8: } T_J = T_A + (P_D \times 130^\circ\text{C/W})$$

$$\text{LT1364CS8: } T_J = T_A + (P_D \times 190^\circ\text{C/W})$$

$$\text{LT1365CN: } T_J = T_A + (P_D \times 110^\circ\text{C/W})$$

$$\text{LT1365CS: } T_J = T_A + (P_D \times 150^\circ\text{C/W})$$


Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). For each amplifier $P_{D\text{MAX}}$ is:

$$P_{D\text{MAX}} = (V^+ - V^-)(I_{S\text{MAX}}) + (V^+/2)^2/R_L$$

Example: LT1365 in S16 at 70°C, $V_S = \pm 5V$, $R_L = 150\Omega$


$$P_{D\text{MAX}} = (10V)(8.4mA) + (2.5V)^2/150\Omega = 126mW$$

$$T_{J\text{MAX}} = 70^\circ\text{C} + (4 \times 126mW)(150^\circ\text{C/W}) = 145^\circ\text{C}$$


TYPICAL APPLICATIONS**Two Op Amp Instrumentation Amplifier**

TRIM R5 FOR GAIN
TRIM R1 FOR COMMON-MODE REJECTION
BW = 700kHz

1364/1365 TA01

2MHz, 4th Order Butterworth Filter

1364/1365 TA04


SIMPLIFIED SCHEMATIC

1364/1365 SS01


PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.



**N8 Package
8-Lead Plastic DIP**





**S8 Package
8-Lead Plastic SOIC**



**N Package
14-Lead Plastic DIP**



**S Package
16-Lead Plastic SOIC**



*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm).