

70MHz, 1000V/µs Op Amp

FEATURES

- 70MHz Gain-Bandwidth
- 1000V/µs Slew Rate
- 7.5mA Maximum Supply Current
- 9nV/√Hz Input Noise Voltage
- Unity Gain Stable
- C-LoadTM Op Amp Drives All Capacitive Loads
- 1.5mV Maximum Input Offset Voltage
- 2µA Maximum Input Bias Current
- 350nA Maximum Input Offset Current
- 50mA Minimum Output Current
- ±7.5V Minimum Output Swing into 150Ω
- 4.5V/mV Minimum DC Gain, R_I =1k
- 50ns Settling Time to 0.1%, 10V Step
- 0.06% Differential Gain, A_V=2, R_L=150Ω
- 0.04° Differential Phase, $A_V=2$, $R_I=150\Omega$
- Specified at ±2.5V, ±5V, and ±15V

APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems

DESCRIPTION


The LT1363 is a high speed, very high slew rate operational amplifier with excellent DC performance. The LT1363 features reduced supply current, lower input offset voltage, lower input bias current and higher DC gain than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with the slewing characteristics of a current feedback amplifier. The amplifier is a single gain stage with outstanding settling characteristics which makes the circuit an ideal choice for data acquisition systems. The output drives a 150Ω load to $\pm 7.5 \text{V}$ with $\pm 15 \text{V}$ supplies and to $\pm 3.4 \text{V}$ on $\pm 5 \text{V}$ supplies. The amplifier is also capable of driving any capacitive load which makes it useful in buffer or cable driver applications.

The LT1363 is a member of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For dual and quad amplifier versions of the LT1363 see the LT1364/1365 data sheet. For 50MHz amplifiers with 4mA of supply current per amplifier see the LT1360 and LT1361/1362 data sheets. For lower supply current amplifiers with bandwidths of 12MHz and 25MHz see the LT1354 through LT1359 data sheets. Singles, duals, and quads of each amplifier are available.


C-Load is a trademark of Linear Technology Corporation

TYPICAL APPLICATION

Cable Driver Frequency Response



$A_V = -1$ Large-Signal Response




1363 TA02

ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V ⁺ to V ⁻)	36V
Differential Input Voltage	±10V
Input Voltage	±V _S
Output Short-Circuit Duration (Note 1)	Indefinite
Operating Temperature Range	-40°C to 85°C

Specified Temperature Range	40°C to 85°C
Maximum Junction Temperature (See	e Below)
Plastic Package	150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec)300°C

PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	(Note 2)	±15V		0.5	1.5	mV
			±5V		0.5	1.5	mV
			±2.5V		0.7	1.8	mV
l _{os}	Input Offset Current		±2.5V to ±15V		120	350	nA
IB	Input Bias Current		±2.5V to ±15V		0.6	2.0	μΑ
e _n	Input Noise Voltage	f = 10kHz	±2.5V to ±15V		9		nV/√Hz
i _n	Input Noise Current	f = 10kHz	±2.5V to ±15V		1		pA/√Hz
R _{IN}	Input Resistance	$V_{CM} = \pm 12V$	±15V	12	50		MΩ
	Input Resistance	Differential	±15V		5		MΩ
C _{IN}	Input Capacitance		±15V		3		pF
	Input Voltage Range+		±15V	12.0	13.4		V
			±5V	2.5	3.4		V
			±2.5V	0.5	1.1		V
	Input Voltage Range ⁻		±15V		-13.2	-12.0	V
			±5V ±2.5V		-3.2 -0.9	-2.5 -0.5	V V
CMRR	Common Made Dejection Datio	V 140V	±15V	84	90	-0.5	dB
CIVIRK	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$ $V_{CM} = \pm 2.5V$	±15V ±5V	76	90 81		dB dB
		$V_{CM} = \pm 0.5V$	±2.5V	66	71		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5 \text{V to } \pm 15 \text{V}$		90	100		dB
A _{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$	±15V	4.5	9.0		V/mV
		$V_{OUT} = \pm 10V$, $R_L = 500\Omega$	±15V	3.0	6.5		V/mV
		$V_{OUT} = \pm 7.5 \text{V}, R_L = 150 \Omega$	±15V	2.0	3.8		V/mV
		$V_{OUT} = \pm 2.5 \text{V}, R_L = 500 \Omega$	±5V	3.0	6.4		V/mV
		$V_{OUT} = \pm 2.5V, R_L = 150\Omega$ $V_{OUT} = \pm 1V, R_L = 500\Omega$	±5V ±2.5V	2.0 2.5	5.6 5.2		V/mV V/mV
V	Output Swing	$R_1 = 1k, V_{1N} = \pm 40mV$	±15V	13.5	14.0		±V
V_{OUT}	Output Swing	$R_L = 1K$, $V_{IN} = \pm 40 \text{ mV}$	±15V ±15V	13.0	13.7		±V ±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40$ mV	±5V	3.5	4.1		±V
		$R_L = 150\Omega, V_{IN} = \pm 40 \text{mV}$	±5V	3.4	3.8		±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40$ mV	±2.5V	1.3	1.7		±V

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN TYP MAX	UNITS
I _{OUT}	Output Current	$V_{OUT} = \pm 7.5V$ $V_{OUT} = \pm 3.4V$	±15V ±5V	50 60 23 29	mA mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V$, $V_{IN} = \pm 3V$	±15V	70 105	mA
SR	Slew Rate	A _V = -2, (Note 3)	±15V ±5V	750 1000 300 450	V/μs V/μs
	Full Power Bandwidth	10V Peak, (Note 4) 3V Peak, (Note 4)	±15V ±5V	15.9 23.9	MHz MHz
GBW	Gain-Bandwidth	f = 1MHz	±15V ±5V ±2.5V	70 50 40	MHz MHz MHz
t _r , t _f	Rise Time, Fall Time	A _V = 1, 10%-90%, 0.1V	±15V ±5V	2.6 3.6	ns ns
	Overshoot	A _V = 1, 0.1V	±15V ±5V	36 23	% %
	Propagation Delay	50% V _{IN} to 50% V _{OUT} , 0.1V	±15V ±5V	4.6 5.6	ns ns
t _s	Settling Time	10V Step, 0.1%, $A_V = -1$ 10V Step, 0.01%, $A_V = -1$ 5V Step, 0.1%, $A_V = -1$	±15V ±15V ±5V	50 80 55	ns ns ns
	Differential Gain	$f = 3.58MHz, A_V = 2, R_L = 150\Omega$ $f = 3.58MHz, A_V = 2, R_L = 1k$	±15V ±5V ±15V ±5V	0.03 0.06 0.01 0.01	% % % %
	Differential Phase	$f = 3.58MHz, A_V = 2, R_L = 150\Omega$ $f = 3.58MHz, A_V = 2, R_L = 1k$	±15V ±5V ±15V ±5V	0.10 0.04 0.05 0.25	Deg Deg Deg Deg
$\overline{R_0}$	Output Resistance	A _V = 1, f = 1MHz	±15V	0.7	Ω
Is	Supply Current		±15V ±5V	6.3 7.5 6.0 7.2	mA mA

ELECTRICAL CHARACTERISTICS $0 \, ^{\circ} \text{C} \leq \text{T}_{\text{A}} \leq 70 \, ^{\circ} \text{C}$, $\text{V}_{\text{CM}} = \underbrace{\text{OV unless otherwise noted.}}_{\text{obstacle}}$

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}		MIN	TYP	MAX	UNITS
$\overline{V_{0S}}$	Input Offset Voltage	(Note 2)	±15V	•			2.0	mV
			±5V	•			2.0	mV
			±2.5V	•			2.2	mV
	Input V _{OS} Drift	(Note 5)	±2.5V to ±15V	•		10	13	μV/°C
I _{OS}	Input Offset Current		±2.5V to ±15V	•			500	nA
I _B	Input Bias Current		±2.5V to ±15V	•			3	μА
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±12V	±15V	•	82			dB
		$V_{CM} = \pm 2.5V$	±5V	•	74			dB
		$V_{CM} = \pm 0.5V$	±2.5V	•	64			dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5 V \text{ to } \pm 15 V$		•	88			dB
A _{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$	±15V	•	3.6			V/mV
.02		$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	•	2.4			V/mV
		$V_{OUT} = \pm 2.5 V, R_L = 500 \Omega$	±5V	•	2.4			V/mV
		$V_{OUT} = \pm 2.5 V, R_L = 150 \Omega$	±5V	•	1.5			V/mV
		$V_{0UT} = \pm 1V, R_L = 500\Omega$	±2.5V	•	2.0			V/mV



ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le 70^{\circ}C$, V_{CM} = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}	MIN	I TYP	MAX	UNITS
V _{OUT}	Output Swing	$R_L = 1k, V_{IN} = \pm 40mV$	±15V •	13.4			±V
		$R_L = 500\Omega, V_{IN} = \pm 40 \text{mV}$	±15V •	12.8	}		±V
		$R_L = 500\Omega, V_{IN} = \pm 40 \text{mV}$	±5V •	3.4			±V
		$R_L = 150\Omega, V_{IN} = \pm 40 \text{mV}$	±5V ●	3.3	}		±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40$ mV	±2.5V	1.2) :		±V
I _{OUT}	Output Current	$V_{OUT} = \pm 12.8V$	±15V •	25			mA
		$V_{OUT} = \pm 3.3V$	±5V ●	22			mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V$, $V_{IN} = \pm 3V$	±15V •	55			mA
SR	Slew Rate	$A_V = -2$, (Note 3)	±15V •	600)		V/µs
			±5V ●	225	i		V/µs
I_S	Supply Current		±15V •			8.7	mA
			±5V ●			8.4	mA

ELECTRICAL CHARACTERISTICS $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, V_{CM} = 0V unless otherwise noted. (Note 6)

SYMBOL	PARAMETER	CONDITIONS	V _{SUPPLY}		MIN	TYP	MAX	UNITS
$\overline{V_{0S}}$	Input Offset Voltage	(Note 2)	±15V	•			2.5	mV
			±5V	•			2.5	mV
			±2.5V	•			2.7	mV
	Input V _{OS} Drift	(Note 5)	±2.5V to ±15V	•		10	13	μV/°C
I _{OS}	Input Offset Current		±2.5V to ±15V	•			600	nA
I _B	Input Bias Current		±2.5V to ±15V	•			3.6	μΑ
CMRR	Common-Mode Rejection Ratio	V _{CM} = ±12V	±15V	•	82			dB
		$V_{CM} = \pm 2.5 V$	±5V	•	74			dB
		$V_{CM} = \pm 0.5V$	±2.5V	•	64			dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5 V \text{ to } \pm 15 V$		•	87			dB
A _{VOL}	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$	±15V	•	2.5			V/mV
		$V_{OUT} = \pm 10V, R_L = 500\Omega$	±15V	•	1.5			V/mV
		$V_{OUT} = \pm 2.5 V, R_L = 500 \Omega$	±5V	•	1.5			V/mV
		$V_{OUT} = \pm 2.5V, R_L = 150\Omega$	±5V	•	1.0			V/mV
		$V_{OUT} = \pm 1V$, $R_L = 500\Omega$	±2.5V	•	1.3			V/mV
V _{OUT}	Output Swing	$R_L = 1k\Omega$, $V_{IN} = \pm 40$ mV	±15V	•	13.4			±V
		$R_L = 500\Omega, V_{IN} = \pm 40 \text{mV}$	±15V	•	12.7			±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40$ mV	±5V	•	3.4			±V
		$R_L = 150\Omega$, $V_{IN} = \pm 40$ mV	±5V	•	3.2			±V
		$R_L = 500\Omega$, $V_{IN} = \pm 40$ mV	±2.5V	•	1.2			±V
l _{OUT}	Output Current	$V_{OUT} = \pm 12.7V$	±15V	•	25			mA
		$V_{OUT} = \pm 3.2V$	±5V	•	21			mA
I _{SC}	Short-Circuit Current	$V_{OUT} = 0V$, $V_{IN} = \pm 3V$	±15V	•	50			mA
SR	Slew Rate	$A_V = -2$, (Note 3)	±15V	•	550			V/µs
			±5V	•	180			V/µs
Is	Supply Current		±15V	•			9.0	mA
			±5V	•			8.7	mA

The ullet denotes specifications that apply over the full operating temperature range.

Note 1: A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

Note 2: Input offset voltage is pulse tested and is exclusive of warm-up drift.


Note 3: Slew rate is measured between $\pm 10V$ on the output with $\pm 6V$ input for $\pm 15V$ supplies and $\pm 2V$ on the output with $\pm 1.75V$ input for $\pm 5V$ supplies.

Note 4: Full power bandwidth is calculated from the slew rate measurement: FPBW = $SR/2\pi V_P$.


Note 5: This parameter is not 100% tested.

Note 6: The LT1363 is not tested and is not quality-assurance sampled at -40° C and at 85°C. These specifications are guaranteed by design, correlation, and/or inference from 0°C, 25°C, and/or 70°C tests.


Supply Current vs Supply Voltage and Temperature




Input Common-Mode Range vs Supply Voltage




Input Bias Current vs Input Common-Mode Voltage




Input Bias Current vs Temperature




Input Noise Spectral Density




Open-Loop Gain vs Resistive Load




Open-Loop Gain vs Temperature



Output Voltage Swing vs Supply Voltage




Output Voltage Swing vs Load Current





1363 G16




1363 G17




1363 G18


Frequency Response vs Capacitive Load




Power Supply Rejection Ratio vs Frequency




Common-Mode Rejection Ratio vs Frequency




Slew Rate vs Supply Voltage




Slew Rate vs Temperature




Slew Rate vs Input Level




Total Harmonic Distortion vs Frequency



Undistorted Output Swing vs Frequency (±15V)




Undistorted Output Swing vs Frequency $(\pm 5V)$







2nd and 3rd Harmonic Distortion vs Frequency



Differential Gain and Phase vs Supply Voltage




Capacitive Load Handling




1363 G30


Small-Signal Transient $(A_V = 1)$



Small-Signal Transient $(A_V = -1)$




Small-Signal Transient $(A_V = -1, C_L = 200pF)$




1363 TA


Large-Signal Transient $(A_V = 1)$



Large-Signal Transient $(A_V = -1)$



Large-Signal Transient $(A_V = 1, C_L = 10,000pF)$




1363 TA36

APPLICATIONS INFORMATION

The LT1363 may be inserted directly into AD817, AD847, EL2020, EL2044, and LM6361 applications improving both DC and AC performance, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1363 is shown below.

Offset Nulling



Layout and Passive Components

The LT1363 amplifier is easy to apply and tolerant of less than ideal layouts. For maximum performance (for example fast settling time) use a ground plane, short lead lengths, and RF-quality bypass capacitors (0.01 μF to 0.1 μF). For high drive current applications use low ESR bypass capacitors (1 μF to 10 μF tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or oscillations. For feedback resistors greater than $5k\Omega$, a parallel capacitor of value

$$C_F > R_G \; x \; C_{IN}/R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used, C_F should be greater than or equal to C_{IN} .

Capacitive Loading

The LT1363 is stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small-signal response with 200pF load shows 62% peaking. The largesignal response with a 10,000pF load shows the output slew rate being limited to 10V/µs by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground. The response of a cable driver in a gain of 2 driving a 75 Ω cable is shown on the front page of the data sheet.

Input Considerations

Each of the LT1363 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. The inputs can withstand differential input voltages of up to 10V without damage and need no clamping or source resistance for protection.

Single Supply Operation

The LT1363 is specified at $\pm 15V$, $\pm 5V$, and $\pm 2.5V$ supplies, but it is also well suited to single supply operation down to a single 5V supply. The symmetrical input common-mode range and output swing make the device well suited for applications with a single supply if the the input and output swing ranges are centered (i.e., a DC bias of 2.5V on the input and the output). For 5V video applications with an assymetrical swing, an offset of 2V on the input works best.



APPLICATIONS INFORMATION

Power Dissipation

The LT1363 combines high speed and large output drive in a small package. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature (T_J) is calculated from the ambient temperature (T_A) and power dissipation (P_D) as follows:

LT1363CN8: $T_J = T_A + (P_D \times 130^{\circ}C/W)$ LT1363CS8: $T_J = T_A + (P_D \times 190^{\circ}C/W)$

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). Therefore P_{DMAX} is:

$$P_{DMAX} = (V^+ - V^-)(I_{SMAX}) + (V^+/2)^2/R_L$$

Example: LT1363CS8 at 70° C, $V_S = \pm 15$ V, $R_L = 390\Omega$

 $P_{DMAX} = (30V)(8.7mA) + (7.5V)^2/390\Omega = 405mW$

 $T_{JMAX} = 70^{\circ}C + (405 \text{mW})(190^{\circ}C/\text{W}) = 147^{\circ}C$

Circuit Operation

The LT1363 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a 500Ω resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by R1, so the slew rate is proportional to the input. Highest slew rates are therefore

seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1363 is tested for slew rate in a gain of -2 so higher slew rates can be expected in gains of 1 and -1, and lower slew rates in higher gain configurations.


The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

Comparison to Current Feedback Amplifiers


The LT1363 enjoys the high slew rates of Current Feedback Amplifiers (CFAs) while maintaining the characteristics of a true voltage feedback amplifier. The primary differences are that the LT1363 has two high impedance inputs and its closed loop bandwidth decreases as the gain increases. CFAs have a low impedance inverting input and maintain relatively constant bandwidth with increasing gain. The LT1363 can be used in all traditional op amp configurations including integrators and applications such as photodiode amplifiers and I-to-V converters where there may be significant capacitance on the inverting input. The frequency compensation is internal and not dependent on the value of the feedback resistor. For CFAs, the feedback resistance is fixed for a given bandwidth and capacitance on the inverting input can cause peaking or oscillations. The slew rate of the LT1363 in noninverting gain configurations is also superior in most cases.

TYPICAL APPLICATIONS


Two Op Amp Instrumentation Amplifier



2MHz, 4th Order Butterworth Filter




SIMPLIFIED SCHEMATIC





PACKAGE DESCRIPTION

Dimension in inches (millimeters) unless otherwise noted.

N8 Package 8-Lead Plastic DIP







S8 Package 8-Lead Plastic SOIC

