

**Decompensated Low Noise,
High Speed Precision Op Amps**
FEATURES

- 100% Tested Low Voltage Noise
- Slew Rate
- Gain-Bandwidth Product
- Offset Voltage, Prime Grade
Low Grade
- High Voltage Gain
- Supply Current Per Amplifier
- Common Mode Rejection
- Power Supply Rejection
- Available in 8-Pin SO Package

APPLICATIONS

- Two and Three Op Amp Instrumentation Amplifiers
- Low Noise Signal Processing
- Active Filters
- Microvolt Accuracy Threshold Detection
- Strain Gauge Amplifiers
- Direct Coupled Audio Gain Stages
- Tape Head Preamplifiers
- Microphone Preamplifiers
- Accelerometer Amplifiers
- Infrared Detectors

DESCRIPTION


2.7nV/ $\sqrt{\text{Hz}}$ Typ
4.2nV/ $\sqrt{\text{Hz}}$ Max
11V/ μs Typ
65MHz Typ
70 μV Max
100 μV Max
5 Million Min
3.1mA Max
112dB Min
116dB Min

The LT1126 dual and LT1127 quad are high performance, decompensated op amps that offer higher slew rate and bandwidth than the LT1124 dual and the LT1125 quad operational amplifiers. The enhanced AC performance is available without degrading DC specs of the LT1124/LT1125. Both LT1126/LT1127 are stable in a gain of 10 or more.

In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters. Slew rate, gain-bandwidth, and 1kHz noise are 100% tested for each individual amplifier. Consequently, the specifications of even the lowest cost grades (the LT1126C and the LT1127C) have been enhanced.


Power consumption of the dual LT1126 is less than one half of two OP-37s. Low power and high performance in an 8-pin SO package makes the LT1126 a first choice for surface mounted systems and where board space is restricted.

Protected by U.S. patents 4,775,884 and 4,837,496.

Low Noise, Wide Bandwidth Instrumentation Amplifier


GAIN = 1000, BANDWIDTH = 480kHz
INPUT REFERRED NOISE = 4.5nV/ $\sqrt{\text{Hz}}$ AT 1kHz, 6 μV_{RMS} OVER BANDWIDTH

LT1126 • TA01

Voltage Noise vs Frequency


LT1126 • TA07





LT1126/LT1127

ABSOLUTE MAXIMUM RATINGS

Supply Voltage +22V
 Input Voltage Equal to Supply Voltage
 Output Short Circuit Duration Indefinite
 Differential Input Current (Note 5) $\pm 25\text{mA}$
 Lead Temperature (Soldering, 10 sec.) 300°C

Operating Temperature Range
 LT1126AM/LT1126M -55°C to 125°C
 LT1127AM/LT1127M -55°C to 125°C
 LT1126AC/LT1126C -40°C to 85°C
 LT1127AC/LT1127C -40°C to 85°C
 Storage Temperature Range
 All Grades -65°C to 150°C

PACKAGE/ORDER INFORMATION

| | | | | |
|--|----------|-------------------|----------|-------------------|
|  <p>S8 PACKAGE 8-LEAD PLASTIC SOIC</p> <p>NOTE: THIS PIN CONFIGURATION DIFFERS FROM THE 8-PIN DIP CONFIGURATION. INSTEAD, IT FOLLOWS THE INDUSTRY STANDARD LT1013DS8 SO PACKAGE PIN LOCATIONS</p> <p>LT1126 • POI01</p> | TOP VIEW | ORDER PART NUMBER | TOP VIEW | ORDER PART NUMBER |
| | | LT1126CS8 | | LT1126AMJ8 |
| | | S8 PART MARKING | | LT1126MJ8 |
| | | 1126 | | LT1126CJ8 |
|  <p>J8 PACKAGE 8-LEAD CERAMIC DIP</p> <p>LT1126 • POI02</p> | TOP VIEW | ORDER PART NUMBER | TOP VIEW | ORDER PART NUMBER |
| | | LT1126ACN8 | | LT1126CN8 |
| | | | | |
| | | | | |
|  <p>S PACKAGE 16-LEAD PLASTIC SOIC</p> <p>LT1126 • POI03</p> | TOP VIEW | LT1127CS | TOP VIEW | LT1127AMJ |
| | | | | LT1127MJ |
| | | | | LT1127CJ |
| | | | | LT1127ACN |
|  <p>N PACKAGE 14-LEAD PLASTIC DIP</p> <p>LT1126 • POI04</p> | TOP VIEW | | | LT1127CN |
| | | | | |
| | | | | |
| | | | | |

ELECTRICAL CHARACTERISTICS $V_S = \pm 15\text{V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1126AM/AC LT1127AM/AC | | | LT1126M/C LT1127M/C | | | UNITS |
|-------------------------------|--|-------------------------------|----------------------------|----------|----------|------------------------|------------|----------|--------------------------------|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| V_{os} | Input Offset Voltage | LT1126 LT1127 | 20 25 | 70 90 | | 25 30 | 100 140 | | μV μV |
| ΔV_{os} Δt | Long Term Input Offset Voltage Stability | | | 0.3 | | | 0.3 | | $\mu\text{V}/\text{Mo}$ |
| I_{os} | Input Offset Current | LT1126 LT1127 | 5 6 | 15 20 | | 6 7 | 20 30 | | nA nA |
| I_B | Input Bias Current | | | ± 7 | ± 20 | | ± 8 | ± 30 | nA |
| e_n | Input Noise Voltage | 0.1Hz to 10Hz (Notes 7 and 8) | 70 | 200 | | 70 | | | nVp-p |

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $T_A = 25^\circ C$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1126AM/AC LT1127AM/AC | | | LT1126M/C LT1127M/C | | | UNITS |
|-----------|------------------------------|---|----------------------------|------------|------------|------------------------|------------|------------|--|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| i_n | Input Noise Current Density | $f_0 = 10\text{Hz}$ (Note 3) $f_0 = 1000\text{Hz}$ (Note 2) | | 3.0 2.7 | 5.5 4.2 | | 3.0 2.7 | 5.5 4.2 | nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ |
| | | $f_0 = 10\text{Hz}$ $f_0 = 1000\text{Hz}$ | | 1.3 0.3 | | 1.3 0.3 | | 1.3 0.3 | pA/ $\sqrt{\text{Hz}}$ pA/ $\sqrt{\text{Hz}}$ |
| V_{CM} | Input Voltage Range | | ± 12.0 | ± 12.8 | | ± 12.0 | ± 12.8 | | V |
| CMRR | Common Mode Rejection Ratio | $V_{CM} = \pm 12V$ | 112 | 126 | | 106 | 124 | | dB |
| PSRR | Power Supply Rejection Ratio | $V_S = \pm 4V$ to $\pm 18V$ | 116 | 126 | | 110 | 124 | | dB |
| A_{VOL} | Large Signal Voltage Gain | $R_L \geq 10k\Omega$, $V_0 = \pm 10V$ | 5.0 | 17.0 | | 3.0 | 15.0 | | V/ μV |
| | | $R_L \geq 2k\Omega$, $V_0 = \pm 10V$ | 2.0 | 4.0 | | 1.5 | 3.0 | | V/ μV |
| V_{OUT} | Maximum Output Voltage Swing | $R_L \geq 2k\Omega$ | ± 13.0 | ± 13.8 | | ± 12.5 | ± 13.8 | | V |
| SR | Slew Rate | $R_L \geq 2k\Omega$ (Notes 2 and 6) | 8.0 | 11 | | 8.0 | 11 | | V/ μs |
| GBW | Gain-Bandwidth Product | $f_0 = 10\text{kHz}$ (Note 2) | 45 | 65 | | 45 | 65 | | MHz |
| Z_0 | Open Loop Output Resistance | $V_0 = 0$, $I_0 = 0$ | | 75 | | | 75 | | Ω |
| I_S | Supply Current Per Amplifier | | | 2.6 | 3.1 | | 2.6 | 3.1 | mA |
| | Channel Separation | $f \leq 10\text{Hz}$ (Note 8) $V_0 = \pm 10V$, $R_L = 2k\Omega$ | 134 | 150 | | 130 | 150 | | dB |

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $-55^\circ C \leq T_A \leq 125^\circ C$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1126AM LT1127AM | | | LT1126M LT1127M | | | UNITS |
|--------------------------|------------------------------------|--|----------------------|------------|------------|--------------------|------------|------------|------------------------------|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| V_{OS} | Input Offset Voltage | LT1126 | ● | 50 | 170 | | 60 | 250 | μV |
| | | LT1127 | ● | 55 | 190 | | 70 | 290 | μV |
| $\Delta V_{OS}/\Delta T$ | Average Input Offset Voltage Drift | (Note 4) | ● | 0.3 | 1.0 | | 0.4 | 1.5 | $\mu\text{V}/^\circ\text{C}$ |
| | | | ● | 18 | 45 | | 20 | 60 | nA |
| I_{OS} | Input Offset Current | LT1126 | ● | 18 | 45 | | 20 | 60 | nA |
| | | LT1127 | ● | 18 | 55 | | 20 | 70 | nA |
| I_B | Input Bias Current | | ● | ± 18 | ± 55 | | ± 20 | ± 70 | nA |
| V_{CM} | Input Voltage Range | | ● | ± 11.3 | ± 12 | | ± 11.3 | ± 12 | V |
| CMRR | Common Mode Rejection Ratio | $V_{CM} = \pm 11.3V$ | ● | 106 | 122 | | 100 | 120 | dB |
| PSRR | Power Supply Rejection Ratio | $V_S = \pm 4V$ to $\pm 18V$ | ● | 110 | 122 | | 104 | 120 | dB |
| A_{VOL} | Large Signal Voltage Gain | $R_L \geq 10k\Omega$, $V_0 = \pm 10V$ | ● | 3.0 | 10.0 | | 2.0 | 10.0 | V/ μV |
| | | $R_L \geq 2k\Omega$, $V_0 = \pm 10V$ | ● | 1.0 | 3.0 | | 0.7 | 2.0 | V/ μV |
| V_{OUT} | Maximum Output Voltage Swing | $R_L \geq 2k\Omega$ | ● | ± 12.5 | ± 13.6 | | ± 12.0 | ± 13.6 | V |
| SR | Slew Rate | $R_L \geq 2k\Omega$ (Notes 2 and 6) | ● | 7.2 | 10 | | 7.0 | 10 | V/ μs |
| I_S | Supply Current Per Amplifier | | ● | 2.8 | 3.5 | | 2.8 | 3.5 | mA |

The ● denotes the specifications which apply over the full operating temperature range.

Note 1: Typical parameters are defined as the 60% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1127s (or 100 LT1126s) typically 240 op amps (or 120) will be better than the indicated specification.

Note 2: This parameter is 100% tested for each individual amplifier.

Note 3: This parameter is sample tested only.

Note 4: This parameter is not 100% tested.

Note 5: The inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 1.4V$, the input current should be limited to 25mA.

Note 6: Slew rate is measured in $A_V = -10$; input signal is $\pm 1V$, output measured at $\pm 5V$.

Note 7: 0.1Hz to 10Hz noise can be inferred from the 10Hz noise voltage density test. See the test circuit and frequency response curve for 0.1Hz to 10Hz tester in the Applications Information section of the LT1007 or LT1028 datasheets.

Note 8: This parameter is guaranteed but not tested.

Note 9: The LT1126 and LT1127 are not tested and are not quality assurance sampled at $-40^\circ C$ and at $85^\circ C$. These specifications are guaranteed by design, correlation and/or inference from $-55^\circ C$, $0^\circ C$, $25^\circ C$, $70^\circ C$ and/or $125^\circ C$ tests.

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $0^\circ C \leq T_A \leq 70^\circ C$, unless otherwise noted.

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1126AC LT1127AC | | | LT1126C LT1127C | | | UNITS |
|--------------------------|------------------------------------|---|----------------------|------------|-------------|--------------------|-------------|--------------|-------|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| V_{OS} | Input Offset Voltage | LT1126 LT1127 | ● ● | 35 40 | 120 140 | 45 50 | 170 210 | μV μV | |
| $\Delta V_{OS}/\Delta T$ | Average Input Offset Voltage Drift | (Note 4) | ● | 0.3 | 1.0 | 0.4 | 1.5 | μV/°C | |
| I_{OS} | Input Offset Current | LT1126 LT1127 | ● ● | 6 7 | 25 35 | 7 8 | 35 45 | nA nA | |
| I_B | Input Bias Current | | ● | ± 8 | ± 35 | ± 9 | ± 45 | nA | |
| V_{CM} | Input Voltage Range | | ● | ± 11.5 | ± 12.4 | ± 11.5 | ± 12.4 | V | |
| CMRR | Common Mode Rejection Ratio | $V_{CM} = \pm 11.5V$ | ● | 109 | 125 | 102 | 122 | dB | |
| PSRR | Power Supply Rejection Ratio | $V_S = \pm 4V$ to $\pm 18V$ | ● | 112 | 125 | 107 | 122 | dB | |
| A_{VOL} | Large Signal Voltage Gain | $R_L \geq 10k\Omega$, $V_0 = \pm 10V$ $R_L \geq 2k\Omega$, $V_0 = \pm 10V$ | ● ● | 4.0 1.5 | 15.0 3.5 | 2.5 1.0 | 14.0 2.5 | V/μV V/μV | |
| V_{OUT} | Maximum Output Voltage Swing | $R_L \geq 2k\Omega$ | ● | ± 12.5 | ± 13.7 | ± 12.0 | ± 13.7 | V | |
| SR | Slew Rate | $R_L \geq 2k\Omega$ (Notes 2 and 6) | ● | 7.5 | 10.5 | 7.3 | 10.5 | V/μs | |
| I_S | Supply Current Per Amplifier | | ● | 2.7 | 3.3 | 2.7 | 3.3 | mA | |

ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, $-40^\circ C \leq T_A \leq 85^\circ C$, unless otherwise noted. (Note 9)

| SYMBOL | PARAMETER | CONDITIONS (Note 1) | LT1126AC LT1127AC | | | LT1126C LT1127C | | | UNITS |
|--------------------------|------------------------------------|---|----------------------|------------|-------------|--------------------|-------------|--------------|-------|
| | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| V_{OS} | Input Offset Voltage | LT1126 LT1127 | ● ● | 40 45 | 140 160 | 50 55 | 200 240 | μV μV | |
| $\Delta V_{OS}/\Delta T$ | Average Input Offset Voltage Drift | | ● | 0.3 | 1.0 | 0.4 | 1.5 | μV/°C | |
| I_{OS} | Input Offset Current | LT1126 LT1127 | ● ● | 15 15 | 40 50 | 17 17 | 55 65 | nA nA | |
| I_B | Input Bias Current | | ● | ± 15 | ± 50 | ± 17 | ± 65 | nA | |
| V_{CM} | Input Voltage Range | | ● | ± 11.4 | ± 12.2 | ± 11.4 | ± 12.2 | V | |
| CMRR | Common Mode Rejection Ratio | $V_{CM} = \pm 11.4V$ | ● | 107 | 124 | 101 | 121 | dB | |
| PSRR | Power Supply Rejection Ratio | $V_S = \pm 4V$ to $\pm 18V$ | ● | 111 | 124 | 106 | 121 | dB | |
| A_{VOL} | Large Signal Voltage Gain | $R_L \geq 10k\Omega$, $V_0 = \pm 10V$ $R_L \geq 2k\Omega$, $V_0 = \pm 10V$ | ● ● | 3.5 1.2 | 12.0 3.2 | 2.2 0.8 | 12.0 2.3 | V/μV V/μV | |
| V_{OUT} | Maximum Output Voltage Swing | $R_L \geq 2k\Omega$ | ● | ± 12.5 | ± 13.6 | ± 12.0 | ± 13.6 | V | |
| SR | Slew Rate | $R_L \geq 2k\Omega$ (Note 6) | ● | 7.3 | 10.2 | 7.1 | 10.2 | V/μs | |
| I_S | Supply Current Per Amplifier | | ● | 2.8 | 3.4 | 2.8 | 3.4 | mA | |

TYPICAL PERFORMANCE CHARACTERISTICS










The typical behavior of many LT1126/LT1127 parameters is identical to the LT1124/LT1125. Please refer to the LT1124/LT1125 data sheet for the following performance characteristics:

- 0.1Hz to 10Hz Voltage Noise
- 0.01Hz to 1Hz Voltage Noise
- Current Noise vs Frequency
- Input Bias or Offset Current vs Temperature
- Output Short Circuit Current vs Time

Input Bias Current Over the Common Mode Range
Voltage Gain vs Temperature
Input Offset Voltage Drift Distribution
Offset Voltage Drift with Temperature of Representative Units

- Output Voltage Swing vs Load Current
- Common Mode Limit vs Temperature
- Channel Separation vs Frequency
- Warm-Up Drift
- Power Supply Rejection Ratio vs Frequency

TYPICAL PERFORMANCE CHARACTERISTICS



*See LT1115 data sheet for definition of CCIF testing

APPLICATIONS INFORMATION

Matching Specifications

In many applications the performance of a system depends on the matching between two op amps, rather than the individual characteristics of the two devices. The three op amp instrumentation amplifier configuration shown in this data sheet is an example. Matching characteristics are not 100% tested on the LT1126/LT1127.


Some specifications are guaranteed by definition. For example, 70 μ V maximum offset voltage implies that mismatch cannot be more than 140 μ V. 112dB (= 2.5 μ V/V) CMRR means that worst case CMRR match is 106dB (5 μ V/V). However, the following table can be used to estimate the expected matching performance between the two sides of the LT1126, and between amplifiers A and D, and between amplifiers B and C of the LT1127.

Expected Match

| PARAMETER | LT1126AM/AC LT1127AM/AC | | LT1126M/C LT1127M/C | | UNITS |
|---------------------------------|----------------------------|-----------|------------------------|-----------|------------|
| | 50% YIELD | 98% YIELD | 50% YIELD | 98% YIELD | |
| V_{OS} Match, ΔV_{OS} | LT1126 LT1127 | 20 30 | 110 150 | 30 50 | 130 180 |
| Temperature Coefficient Match | | 0.35 | 1.0 | 0.5 | 1.5 |
| Average Non-Inverting I_B | | 6 | 18 | 7 | 25 |
| Match of Non-Inverting I_B | | 7 | 22 | 8 | 30 |
| CMRR Match | | 126 | 115 | 123 | 112 |
| PSRR Match | | 127 | 118 | 127 | 114 |

TYPICAL APPLICATIONS



Gain 1000 Amplifier with 0.01% Accuracy, DC to 5Hz



THE HIGH GAIN AND WIDE BANDWIDTH OF THE LT1126/LT1127 IS USEFUL IN LOW FREQUENCY HIGH CLOSED LOOP GAIN AMPLIFIER APPLICATIONS. A TYPICAL PRECISION OP AMP MAY HAVE AN OPEN LOOP GAIN OF ONE MILLION WITH 500kHz BANDWIDTH. AS THE GAIN ERROR PLOT SHOWS, THIS DEVICE IS CAPABLE OF 0.1% AMPLIFYING ACCURACY UP TO 0.3Hz ONLY. EVEN INSTRUMENTATION RANGE SIGNALS CAN VARY AT A FASTER RATE. THE LT1126/LT1127 "GAIN PRECISION — BANDWIDTH PRODUCT" IS 330 TIMES HIGHER, AS SHOWN.


High Speed Operation

When the feedback around the op amp is resistive (R_F), a pole will be created with R_F , the source resistance and capacitance (R_S , C_S), and the amplifier input capacitance ($C_{IN} \approx 2\text{pF}$). In low closed loop gain configurations and with R_S and R_F in the kilohm range, this pole can create excess phase shift and even oscillation. A small capacitor (C_F) in parallel with R_F eliminates this problem. With $R_S (C_S + C_{IN}) = R_F C_F$, the effect of the feedback pole is completely removed.




TYPICAL APPLICATIONS

Low Noise, Wideband, Gain = 100 Amplifier with High Input Impedance




SCHEMATIC DIAGRAM (1/2 LT1126, 1/4 LT1127)



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

J8 Package 8-Lead Ceramic DIP


| T _J MAX | θ _{JA} |
|--------------------|-----------------|
| 160°C | 100°C/W |



J8 1291

N8 Package 8-Lead Plastic DIP


| T _J MAX | θ _{JA} |
|--------------------|-----------------|
| 140°C | 130°C/W |



N8 1291

S8 Package 8-Lead Plastic SOIC


| T _J MAX | θ _{JA} |
|--------------------|-----------------|
| 140°C | 190°C/W |



S8 1291

J Package 14-Lead Ceramic DIP


| T _J MAX | θ _{JA} |
|--------------------|-----------------|
| 160°C | 80°C/W |



J14 1291

N Package 14-Lead Plastic DIP


| T _J MAX | θ _{JA} |
|--------------------|-----------------|
| 140°C | 110°C/W |



N14 1291

SOL Package 16-Lead Plastic SOL

| T _J MAX | θ _{JA} |
|--------------------|-----------------|
| 140°C | 130°C/W |

NOTE 1
PIN 1 IDENT. NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS.2. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.006 INCH (0.15mm).NOTE 2
0.009 - 0.013
(0.229 - 0.330)0.016 - 0.050
(0.406 - 1.270)0.050
(1.270)0.014 - 0.019
(0.356 - 0.482)0.093 - 0.104
(2.362 - 2.642)0.037 - 0.045
(0.940 - 1.143)0.004 - 0.012
(0.102 - 0.305)0.398 - 0.413
(10.109 - 10.490)

(NOTE 2)

0.394 - 0.419
(10.007 - 10.643)

(NOTE 2)