




- N-Channel Application-Specific MOSFET
- Ideal for CPU Core DC-DC Converters
- Low Conduction Losses
- Minimizes Parallel MOSFETs for high current applications

Description

This new device employs advanced HEXFET Power MOSFET technology to achieve very low on-resistance. The reduced conduction losses makes it ideal for high efficiency DC-DC converters that power the latest generation of microprocessors.

The IRLR8503 has been optimized and is 100% tested for all parameters that are critical in synchronous buck converters including $R_{\scriptscriptstyle DS(on)},$ gate charge and Cdv/dt-induced turn-on immunity. The IRLR8503 offers an extremely low combination of $Q_{\scriptscriptstyle sw}$ & $R_{\scriptscriptstyle DS(on)}$ for reduced losses in control FET applications.

The package is designed for vapor phase, infra-red, convection, or wave soldering techniques. Power dissipation of greater than 2W is possible in a typical PCB mount application.





DEVICE RATINGS (MAX. Values)

HEXFET® MOSFET for DC-DC Converters

	IRLR8503
V _{DS}	30V
R _{DS(on)}	18 mΩ
$Q_{_{\mathrm{G}}}$	20 nC
Q_{sw}	8 nC
Q _{oss}	29.5 nC

Absolute Maximum Ratings

Parameter		Symbol	IRLR8503	Units	
Drain-Source Voltage		V _{DS}	30	V	
Gate-Source Voltage		V _{GS}	±20		
Continuous Drain or Source	T _C = 25°C	I _D	44	А	
Current (V _{GS} ≥ 10V)⑤	T _c = 90°C		32		
Pulsed Drain Current①	1	I _{DM}	196		
Power Dissipation®	T _C = 25°C	P _D	62	W	
	T _c = 90°C		30		
Junction & Storage Temperatu	re Range	T_{J},T_{STG}	-55 to 150	°C	
Continuous Source Current (Body Diode)		I _s	15	А	
Pulsed source Current ①		I _{SM}	196		

Thermal Resistance

Parameter	Symbol	Max.	Units
Maximum Junction-to-Ambient®	R _{eJA}	50	°C/W
Maximum Junction-to-Lead	$R_{\theta JL}$	2.0	°C/W

IRLR8503



Electrical Cha	racteristics
----------------	--------------

Parameter	Symbol	Min	Тур	Max	Units	Conditions
Drain-to-Source Breakdown Voltage*	V _{(BR)DSS}	30	-	-	V	$V_{GS} = 0V, I_{D} = 250\mu A$
Static Drain-Source	R _{DS} (on)	_	11	16	mΩ	V _{GS} = 10V, I _D =15A ²
on Resistance*		_	13	18		$V_{GS} = 4.5V, I_{D} = 15A$
Gate Threshold Voltage*	V _{GS} (th)	1.0			V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
Drain-Source Leakage Current	I _{DSS}	-	-	30*	μA	$V_{DS} = 24V, V_{GS} = 0$
		_	-	150		$V_{DS} = 24V, V_{GS} = 0,$
						Tj = 100°C
Gate-Source Leakage Current*	I _{GSS}	-	-	±100	nA	$V_{GS} = \pm 12V$
Total Gate Charge Control FET*	Q_{g}	_	15	20		$V_{GS} = 5V, I_{D} = 15A, V_{DS} = 16V,$
Total Gate Charge Sync FET*	Q _g	_	13	17		$V_{GS} = 5V$, $V_{DS} < 100$ mV
Pre-Vth Gate-Source Charge	Q _{gs1}	-	3.7	-		$V_{DS} = 16V, I_{D} = 15A$
Post-Vth Gate-Source Charge	Q_{gs2}	-	1.3	_	nC	
Gate to Drain Charge	Q _{qd}	_	4.1	_		
Switch Charge* (Q _{gs2} + Q _{gd})	Q _{sw}	-	5.4	8		
Output Charge*	Q _{oss}	_	23	29.5		$V_{DS} = 16V, V_{GS} = 0$
Gate Resistance	R _g	_	1.7	_	Ω	
Turn-on Delay Time	t _{d (on)}	_	10	_		$V_{DD} = 16V, I_{D} = 15A$
Drain Voltage Rise Time	tr _v	_	18	-	ns	$V_{GS} = 5V$
Turn-off Delay Time	t _{d (off)}	_	11	_		Clamped Inductive Load
Drain Voltage Fall Time	tf _v	-	3	-		See test diagram Fig 14.
Input Capacitance	C _{iss}	_	1650	-		
Output Capacitance	C _{oss}	-	650	-	pF	$V_{DS} = 25V, V_{GS} = 0$
Reverse Transfer Capacitance	C _{rss}	_	58	_		

Source-Drain Rating & Characteristics

bodiec Brain Rating & Ondiacteristics						
Parameter	Symbol	Min	Тур	Max	Units	Conditions
Diode Forward Voltage*	V _{SD}	_		1.0	V	I _S = 15A②, V _{GS} = 0V
Reverse Recovery Charge®	Q _{rr}	_	76		nC	di/dt = $700A/\mu s$ $V_{DS} = 16V, V_{GS} = 0V, I_{S} = 15A$
Reverse Recovery Charge (with Parallel Schottky)	$Q_{rr(s)}$	-	67			di/dt = 700A/µs (with 10BQ040) V _{DS} = 16V, V _{GS} = 0V, I _S = 15A

- Notes:


 ① Repetitive rating; pulse width limited by max. junction temperature.
 ② Pulse width ≤ 300 µs; duty cycle ≤ 2%.
 ③ When mounted on 1 inch square copper board, t < 10 sec.

- Devices are 100% tested to these parameters.
- Typ = measured Q_{oss}
- © Calculated continuous current based on maximum allowable Junction temperature; switching and other losses will decrease RMS current capability; package limitation current = 20A.



Power MOSFET Optimization for DC-DC Converters

While the IRLR8103V and IRLR8503 can and are being used in a variety of applications, they were designed and optimized for low voltage DC-DC conversion in a synchronous buck converter topology, specifically, microprocessor power applications. The IRLR8503 (Figure 1) was optimized for the control FET socket, while the IRLR8103V was optimized for the synchronous FET function.



Because of the inter-electrode capacitance (Figure 2) of the Power MOSFET, specifying the R_{DSON} of the device is not enough to ensure good performance. An optimization between R_{DSON} and charge must be performed to insure the best performing MOSFET for a given application. Both die size and device architecture must be varied to achieve the minimum possible in-circuit losses. This is independently true for both control FET and synchronous FET. Unfortunately, the capacitances of a FET are non-linear and voltage dependent. Therefore, it is inconvenient to specify and use them effectively in switching power supply power loss estimations. This was well understood years ago and resulted in changing the emphasis from capacitance to gate charge on Power MOSFET data sheets.


Table 1 - Traditional Charge Parameters

Device Capacitance	Corresponding Charge Parameter
C _{gs}	$Q_{_{\mathrm{GS}}}$
C _{GS} + C _{GD}	$Q_{_{\mathrm{G}}}$
C _{GD}	Q _{GD}


International Rectifier has recently taken the industry a step further by specifying new charge parameters that are even more specific to DC-DC converter design (Table 2). In order to understand these parameters, it is best to start with the in-circuit waveforms in Figure 3 & Figure 4.

Table 2 - New Charge Parameters

New Charge Parameter	Description	Waveform
Q _{GS1}	Pre-Threshold Gate Charge	
Q _{GS2}	Post-Threshold Gate Charge	Figure 3
Q _{GCONT}	Control FET Total Q _G	
Q _{switch}	Charge during control FET switching Combines Q_{GS2} and Q_{GD}	
Q _{oss}	Output charge Charge supplied to C _{oss} during the Q _{gp} period of control FET switching	Figure 5 Figure 6
Q _{GSYNC}	Synchronous FET Total $Q_G (V_{DS} \le 0)$	Figure 4



The waveforms are broken into segments corresponding to charge parameters. These, in turn, correspond to discrete time segments of the switching waveform.



Losses may be broken into four categories: conduction loss, gate drive loss, switching loss, and output loss. The following simplified power loss equation is true for both MOSFETs in a synchronous buck converter:

$$P_{LOSS} = P_{CONDUCTION} + P_{GATE DRIVE} + P_{SWITCH} + P_{OUTPUT}$$

For the synchronous FET, the $\rm P_{\rm SWITCH}$ term becomes virtually zero and is ignored.

IRLR8503



Table 3 and Table 4 describes the event during the various charge segments and shows an approximation of losses during that period.

Table 3 –	(`ontrol	 00000

	Description	Segment Losses
Conduction Loss	Losses associated with MOSFET on time. I _{RMS} is a function of load current and duty cycle.	$P_{COND} = I_{RMS}^{2} \times R_{DS (on)}$
Gate Drive Loss	Losses associated with charging and discharging the gate of the MOSFET every cycle. Use the control FET \mathbf{Q}_{G} .	$P_{IN} = V_{G} \! \times \! Q_{G} \! \times \! f$
Switching Loss	Losses during the drain voltage and drain current transitions for every full cycle. Losses occur during the $Q_{\rm GS2}$ and $Q_{\rm GD}$ time period and can be simplified by using $Q_{\rm switch}$.	$ P_{\text{QGS} 2} \approx V_{\text{IN}} \times I_{\text{L}} \times \frac{Q_{\text{GS} 2}}{I_{\text{G}}} \times f $
		$\left P_{QGD} \approx V_{IN} \times I_{L} \times \frac{Q_{GD}}{I_{G}} \times f \right $
		$ P_{\text{SWITCH}} \approx V_{\text{IN}} \times I_{\text{L}} \frac{Q_{\text{SW}}}{I_{\text{G}}} \times f $
Output Loss	Losses associated with the \mathbf{Q}_{OSS} of the device every cycle when the control FET turns on. Losses are caused by both FETs, but are dissipated by the control FET.	$ P_{\text{OUTPUT}} = \frac{Q_{\text{OSS}}}{2} \times V_{\text{IN}} \times F $

Table 4 - Synchronous FET Losses

	Description	Segment Losses
Conduction Loss	Losses associated with MOSFET on time. \mathbf{I}_{RMS} is a function of load current and duty cycle.	$P_{COND} = I_{RMS}^2 \times R_{DSon}$
Gate Drive Loss	Losses associated with charging and discharging the gate of the MOSFET every cycle. Use the Sync FET ${\rm Q_{_G}}.$	$P_{IN} = V_{G} \times Q_{G} \times f$
Switching Loss	Generally small enough to ignore except at light loads when the current reverses in the output inductor. Under these conditions various light load power saving techniques are employed by the control IC to maintain switching losses to a negligible level.	P _{SWITCH} ≈ 0
Output Loss	Losses associated with the $Q_{\rm pss}$ of the device every cycle when the control FET turns on. They are caused by the synchronous FET, but are dissipated in the control FET.	$P_{OUTPUT} = \frac{Q_{OSS}}{2} \times V_{IN} \times f$

Typical PC Application

The IRLR8103V and the IRLR8503 are suitable for Synchronous Buck DC-DC Converters, and are optimized for use in next generation CPU applications. The IRLR8103V is primarily optimized for use as the low side synchronous FET (Q2) with low $R_{\rm DS(on)}$ and high CdV/dt immunity. The IRLR8503 is primarily optimized for use as the high side control FET (Q2) with low cobmined Qsw and $R_{\rm DS(on)}$, but can also be used as a synchronous FET. The IRLR8503 is also tested for Cdv/dt immunity, critical for the low side socket. The typical configuration in which these devices may be used in shown in Figure 7.






Figure 7. 2 & 3-FET solution for Synchronous Buck Topology.





IRLR8503





Inductive Load Circuit





Figure 14. Clamped Inductive Load test diagram



Package Outline

TO-252AA Outline

Dimensions are shown in millimeters (inches)



Part Marking Information TO-252AA (D-PAK)

EXAMPLE: THIS IS AN IRFR120

WITH ASSEMBLY LOT CODE 9U1P

INTERNATIONAL
RECTIFIER
LOGO
IF PART NUMBER

OF PART NUMBER


SECOND PORTION
OF PART NUMBER


OF PART NUMBER



Tape & Reel Information


TO-252AA





NOTES

- 1. CONTROLLING DIMENSION: MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES

8

1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice.

This product has been designed and qualified for the commercial market.

Qualification Standards can be found on IR's Web site.

International Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.12/00