International Rectifier

REPETITIVE AVALANCHE AND dv/dt RATED HEXFET®TRANSISTORS THRU-HOLE (TO-39)

IRLF120 100V, N-CHANNEL

Product Summary

Part Number	BVDSS	RDS(on)	ΙD	
IRLF120	100V	0.35Ω	5.3A	

The Logic Level 'L' series of power MOSFETs are designed to be operated with level logic gate-to-source voltage of 5V. In addition to the well established characteristics of HEXFETs[®], they have the added advantage of providing low drive requirements to interface power loads to logic level IC's and microprocessors.

Fields of applications include: high speed power applications such as switching regulators, switching converters, motor drivers, solenoid and relay drivers and drivers for high power bipolar switching transistors requiring high speed and low gatedrive voltage.

The HEXFET technology is the key to International Rectifier's advanced line of logic level power MOSFET transistors. The efficient geometry and unique processing of the HEXFET achieve very low on-state resistance combined with high transconductance and great device ruggedness.



Features:

- Repetitive Avalanche Ratings
- Dynamic dv/dt Rating
- Low Drive Requirements
- Execellent Temperature Stability
- Fast Switching Speeds
- Ease of Paralleling
- Hermetically Sealed
- Light Weight

Absolute Maximum Ratings

	Parameter		Units
ID @ VGS = 5.0V, TC = 25°C Continuous Drain Current		5.3	
$I_D @ V_{GS} = 5.0V, T_C = 100^{\circ}C$	Continuous Drain Current	3.4	Α
I _{DM}	Pulsed Drain Current ①	21	
P _D @ T _C = 25°C	Max. Power Dissipation	20	W
	Linear Derating Factor	0.16	W/°C
VGS	Gate-to-Source Voltage	±10	V
EAS	Single Pulse Avalanche Energy ②	120	mJ
IAR	Avalanche Current ①	5.3	Α
EAR	Repetitive Avalanche Energy ①	2.0	mJ
dv/dt	Peak Diode Recovery dv/dt 3	5.5	V/ns
TJ	Operating Junction	-55 to 150	
TSTG Storage Temperature Range			°C
	Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)	
	Weight	0.98(typical)	g

For footnotes refer to the last page

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

	Parameter	Min	Тур	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	100	_	_	٧	VGS = 0V, ID = 250μA
ΔBVDSS/ΔTJ	Temperature Coefficient of Breakdown Voltage	_	0.13	_	V/°C	Reference to 25°C, $I_D = 250\mu A$
RDS(on)	Static Drain-to-Source On-State	_	_	0.35		$V_{GS} = 5.0V, I_{D} = 3.2A \oplus$
	Resistance	_	_	0.42	Ω	$V_{GS} = 4.0V, I_{D} = 2.7A \oplus$
VGS(th)	Gate Threshold Voltage	1.0	_	2.0	V	V _{DS} = V _{GS} , I _D = 250μA
9fs	Forward Transconductance	3.1	_	_	S (T)	V _{DS} = 50V, I _{DS} = 3.2A ④
IDSS	Zero Gate Voltage Drain Current	_	_	250		V _{DS} = 100V, V _{GS} =0V
		_	_	1000	μA	V _{DS} = 80V
						VGS = 0V, TJ = 125°C
IGSS	Gate-to-Source Leakage Forward	_	_	100		VGS = 10V
IGSS	Gate-to-Source Leakage Reverse	_	_	-100	nA	VGS = -10V
Qg	Total Gate Charge	_	_	13		VGS =5.0V, ID = 5.3A
Q _{qs}	Gate-to-Source Charge	_	_	2.4	nC	V _{DS} = 80V
Q _{gd}	Gate-to-Drain ('Miller') Charge	_	_	7.1		
^t d(on)	Turn-On Delay Time		_	13		$V_{DD} = 50V, I_{D} = 5.3A,$
tr	Rise Time	_	_	53		$V_{GS} = 5.0V$, $R_{G} = 18\Omega$
td(off)	Turn-Off Delay Time	_	_	30	ns	
tf	Fall Time	_	_	27		
LS + LD	Total Inductance	_	7.0	_	nΗ	Measured from drain lead (6mm/ 0.25in. from package) to source lead (6mm/0.25in. from package)
C _{iss}	Input Capacitance	_	480			VGS = 0V, VDS = 25V
Coss	Output Capacitance	_	150	_	pF	f = 1.0MHz
C _{rss}	Reverse Transfer Capacitance	_	30	_		

Source-Drain Diode Ratings and Characteristics

	Parameter		Min	Тур	Max	Units	Test Conditions
Is	Continuous Source Current (Body Diode)		_	_	5.3	Α	
ISM	Pulse Source Current (Body Diode) ①		_	_	21	, ,	
VSD	Diode Forward Voltage		_	_	2.5	V	$T_j = 25$ °C, $I_S = 5.3$ A, $V_{GS} = 0$ V ④
trr	Reverse Recovery Time		_	_	220	nS	T_j = 25°C, I_F = 5.3A, di/dt ≤ 100A/μs
QRR	Reverse Recovery Charge		_	_	1.1	μC	V _{DD} ≤ 50V ④
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by LS + LD.					

Thermal Resistance

	Parameter	Min	Тур	Max	Units	Test Conditions
RthJC	Junction-to-Case	_	_	6.25	°C/W	
RthJA	Junction-to-Ambient	_	_	175	C/ VV	Typical socket mount.

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig3. Typical Transfer Characteristics





Fig 4. Normalized On-Resistance Vs. Temperature







Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage

Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage

Fig8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit



Foot Notes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ? V_{DD} = 25 V, Starting T_J = 25°C, L= 6.1mH Peak I_{AS} = 5.3A, V_{GS} =5.0V, R_G= 25Ω
- $\begin{tabular}{ll} \begin{tabular}{ll} \be$
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%

Case Outline and Dimensions —TO-205AF (TO-39)



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME 14.5M-1994.
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3. CONTROLLING DIMENSION: INCH.
- 4. CONFORMS TO JEDEC OUTLINE TO-205AF (TO-39).

LEGEND

- 1- SOURCE
- 2- GATE
- 3- DRAIN

International TOR Rectifier

7

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.

Data and specifications subject to change without notice. 08/01