


**RADIATION HARDENED  
POWER MOSFET  
SURFACE MOUNT (SMD-2)**

**IRHNA57260SE**  
**200V, N-CHANNEL**  
**R5™ TECHNOLOGY**

**Product Summary**

Part Number	Radiation Level	RDS(on)	ID
IRHNA57260SE	100K Rads (Si)	0.038Ω	55A

International Rectifier's R5™ technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm²)). The combination of low RDS(on) and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.



**SMD-2**

**Features:**

- Single Event Effect (SEE) Hardened
- Ultra Low RDS(on)
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Ceramic Package
- Light Weight

**Absolute Maximum Ratings**

**Pre-Irradiation**

	Parameter		Units
ID @ VGS = 12V, TC = 25°C	Continuous Drain Current	55	A
ID @ VGS = 12V, TC = 100°C	Continuous Drain Current	35	
IDM	Pulsed Drain Current ①	220	
PD @ TC = 25°C	Max. Power Dissipation	300	W
	Linear Derating Factor	2.4	W/°C
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	380	mJ
IAR	Avalanche Current ①	55	A
EAR	Repetitive Avalanche Energy ①	30	mJ
dv/dt	Peak Diode Recovery dv/dt ③	9.2	V/ns
TJ	Operating Junction	-55 to 150	°C
TSTG	Storage Temperature Range		
	Pckg. Mounting Surface Temp.	300 (for 5s)	
	Weight	3.3(Typical)	g

For footnotes refer to the last page

**Electrical Characteristics @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)**

	Parameter	Min	Typ	Max	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	200	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 1.0mA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Temperature Coefficient of Breakdown Voltage	—	0.26	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	—	—	0.038 0.040	Ω	V <sub>GS</sub> = 12V, I <sub>D</sub> = 35A ④ V <sub>GS</sub> = 12V, I <sub>D</sub> = 55A
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.5	—	4.5	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0mA
g <sub>fs</sub>	Forward Transconductance	35	—	—	S (r)	V <sub>DS</sub> > 15V, I <sub>DS</sub> = 35A ④
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	—	10 25	μA	V <sub>DS</sub> = 160V, V <sub>GS</sub> = 0V V <sub>DS</sub> = 160V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	—	100	nA	V <sub>GS</sub> = 20V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	—	-100	nA	V <sub>GS</sub> = -20V
Q <sub>g</sub>	Total Gate Charge	—	—	165	nC	V <sub>GS</sub> = 12V, I <sub>D</sub> = 35A V <sub>DS</sub> = 100V
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	45	nC	
Q <sub>gd</sub>	Gate-to-Drain ('Miller') Charge	—	—	75	nC	
t <sub>d(on)</sub>	Turn-On Delay Time	—	—	35	ns	V <sub>DD</sub> = 100V, I <sub>D</sub> = 35A, V <sub>GS</sub> = 12V, R <sub>G</sub> = 2.35Ω
t <sub>r</sub>	Rise Time	—	—	125	ns	
t <sub>d(off)</sub>	Turn-Off Delay Time	—	—	80	ns	
t <sub>f</sub>	Fall Time	—	—	50	ns	
L <sub>S</sub> + L <sub>D</sub>	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to center of source pad
C <sub>iss</sub>	Input Capacitance	—	6044	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	913	—	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance	—	65	—	pF	

**Source-Drain Diode Ratings and Characteristics**

	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	55	A	
I <sub>SM</sub>	Pulse Source Current (Body Diode) ①	—	—	220	A	
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.2	V	T <sub>j</sub> = 25°C, I <sub>S</sub> = 55A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	—	450	nS	T <sub>j</sub> = 25°C, I <sub>F</sub> = 35A, di/dt ≤ 100A/μs
Q <sub>RR</sub>	Reverse Recovery Charge	—	—	7.0	μC	V <sub>DD</sub> ≤ 25V ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				

**Thermal Resistance**

	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>thJC</sub>	Junction-to-Case	—	—	0.42	°C/W	
R <sub>thJ-PCB</sub>	Junction-to-PC board	—	1.6	—	°C/W	soldered to a 2" square copper-clad board

**Note:** Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page

## Radiation Characteristics

## IRHNA57260SE

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.


**Table 1. Electrical Characteristics @  $T_j = 25^\circ\text{C}$ , Post Total Dose Irradiation ⑤⑥**

	Parameter	100K Rads (Si)		Units	Test Conditions ⑧
		Min	Max		
$BV_{DS}$	Drain-to-Source Breakdown Voltage	200	—	V	$V_{GS} = 0V, I_D = 1.0mA$
$V_{GS(th)}$	Gate Threshold Voltage ④	2.0	4.5		$V_{GS} = V_{DS}, I_D = 1.0mA$
$I_{GSS}$	Gate-to-Source Leakage Forward	—	100	nA	$V_{GS} = 20V$
$I_{GSS}$	Gate-to-Source Leakage Reverse	—	-100		$V_{GS} = -20V$
$I_{DSS}$	Zero Gate Voltage Drain Current	—	10	$\mu A$	$V_{DS} = 160V, V_{GS} = 0V$
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (TO-3)	—	0.039	$\Omega$	$V_{GS} = 12V, I_D = 35A$
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (SMD-2)	—	0.038	$\Omega$	$V_{GS} = 12V, I_D = 35A$
$V_{SD}$	Diode Forward Voltage ④	—	1.2	V	$V_{GS} = 0V, I_D = 45A$

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

**Table 2. Single Event Effect Safe Operating Area**

Ion	LET (MeV/(mg/cm <sup>2</sup> ))	Energy (MeV)	Range ( $\mu m$ )	$V_{DS}$ (V)				
				@ $V_{GS} = 0V$	@ $V_{GS} = -5V$	@ $V_{GS} = -10V$	@ $V_{GS} = -15V$	@ $V_{GS} = -20V$
Br	36.7	309	39.5	200	200	200	200	200
I	59.8	341	32.5	200	200	200	185	120
Au	82.3	350	28.4	200	200	150	50	25



**Fig a. Single Event Effect, Safe Operating Area**

For footnotes refer to the last page




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics







Fig 4. Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit



**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

**Footnotes:**

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ②  $V_{DD} = 50V$ , starting  $T_J = 25^\circ C$ ,  $L = 0.25\text{ mH}$   
Peak  $I_L = 55A$ ,  $V_{GS} = 12V$
- ③  $I_{SD} \leq 55A$ ,  $di/dt \leq 190A/\mu s$ ,  
 $V_{DD} \leq 200V$ ,  $T_J \leq 150^\circ C$
- ④ Pulse width  $\leq 300\text{ }\mu s$ ; Duty Cycle  $\leq 2\%$
- ⑤ **Total Dose Irradiation with  $V_{GS}$  Bias.**  
12 volt  $V_{GS}$  applied and  $V_{DS} = 0$  during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with  $V_{DS}$  Bias.**  
160 volt  $V_{DS}$  applied and  $V_{GS} = 0$  during irradiation per MIL-STD-750, method 1019, condition A.

**Case Outline and Dimensions — SMD-2****NOTES:**

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- ④ DIMENSION INCLUDES METALLIZATION FLASH.
- ⑤ DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

**PAD ASSIGNMENTS**

- 1 = DRAIN
- 2 = GATE
- 3 = SOURCE

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.  
Data and specifications subject to change without notice. 08/01