International TOR Rectifier

RADIATION HARDENED POWER MOSFET SURFACE MOUNT (LCC-18)

IRHE7230 JANSR2N7262U 200V, N-CHANNEL

REF: MIL-PRF-19500/601
RAD-Hard™ HEXFET® MOSFET

TECHNOLOGY

Product Summary

I	Part Number	Radiation Level	RDS(on)	ΙD	QPL Part Number
	IRHE7230	100K Rads (Si)	0.35Ω	5.5A	JANSR2N7262U
	IRHE3230	300K Rads (Si)	0.35Ω	5.5A	JANSF2N7262U
	IRHE4230	600K Rads (Si)	0.35Ω	5.5A	JANSG2N7262U
	IRHE8230	1000K Rads (Si)	0.35Ω	5.5A	JANSH2N7262U



International Rectifier's RADHard HEXFET® technology provides high performance power MOSFETs for space applications. This technology has over a decade of proven performance and reliability in satellite applications. These devices have been characterized for both Total Dose and Single Event Effects (SEE). The combination of low Rdson and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.

Features:

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Light Weight

Absolute Maximum Ratings

Pre-Irradiation

	Parameter		Units
ID @ VGS = 12V, TC = 25°C	Continuous Drain Current	5.5	
ID @ VGS = 12V, TC = 100°C	Continuous Drain Current	3.5	Α
IDM	Pulsed Drain Current ①	22	
P _D @ T _C = 25°C	Max. Power Dissipation	25	W
	Linear Derating Factor	0.2	W/°C
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	240	mJ
IAR	Avalanche Current ①	_	Α
EAR	Repetitive Avalanche Energy ①	_	mJ
dv/dt	Peak Diode Recovery dv/dt 3	5.0	V/ns
TJ	Operating Junction	-55 to 150	
TSTG	Storage Temperature Range		°C
	Pckg. Mounting Surface Temp.	300 (for 5s)	
	Weight	0.42 (Typical)	g

For footnotes refer to the last page

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

	Parameter	Min	Тур	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	200	_	_	V	VGS =0 V, ID = 1.0mA
ΔBVDSS/ΔTJ	Temperature Coefficient of Breakdown Voltage	_	0.25	_	V/°C	Reference to 25°C, I _D = 1.0mA
RDS(on)	Static Drain-to-Source	_	_	0.35	_	$V_{GS} = 12V, I_{D} = 3.5A$ $V_{GS} = 12V, I_{D} = 5.5A$ (4)
	On-State Resistance		—	0.36	Ω	VGS = 12V, ID = 5.5A
VGS(th)	Gate Threshold Voltage	2.0	_	4.0	V	$V_{DS} = V_{GS}$, $I_{D} = 1.0 \text{mA}$
9fs	Forward Transconductance	2.5	_	_	S (ʊ)	V _{DS} > 15V, I _{DS} = 3.5A ④
IDSS	Zero Gate Voltage Drain Current	_	_	25		V _{DS} = 160V,V _{GS} =0V
			_	250	μΑ	V _{DS} = 160V
						$V_{GS} = 0V, T_{J} = 125^{\circ}C$
IGSS	Gate-to-Source Leakage Forward	_	_	100	^	VGS = 20V
IGSS	Gate-to-Source Leakage Reverse		_	-100	00 nA	VGS = -20V
Qg	Total Gate Charge	_	_	50		VGS = 12V, ID = 5.5A
Qgs	Gate-to-Source Charge		_	10	nC	$V_{DS} = 100V$
Q _{gd}	Gate-to-Drain ('Miller') Charge		_	25		
td(on)	Turn-On Delay Time	_	_	25		$V_{DD} = 100V, I_D = 5.5A,$
tr	Rise Time		_	40		$V_{GS} = 12V$, $R_{G} = 7.5\Omega$
td(off)	Turn-Off Delay Time		_	60	ns	
tf	Fall Time	_	_	45		
LS+LD	Total Inductance	_	6.1	_	nΗ	Measured from drain lead (6mm/0.25in. from package) to source lead (6mm/0.25in. from package)
Ciss	Input Capacitance	_	1100			VGS = 0V, VDS = 25V
Coss	Output Capacitance		250	_	pF	f = 1.0MHz
C _{rss}	Reverse Transfer Capacitance	_	55	_		

Source-Drain Diode Ratings and Characteristics

	Parameter		Min	Тур	Max	Units	Test Conditions
Is	Continuous Source Current (Body Diode)			_	5.5		
ISM	Pulse Source Current (Body Diode) ①			_	22	Α	
VSD	Diode Forward Voltage		_	_	1.4	V	$T_j = 25$ °C, $I_S = 5.5$ A, $V_{GS} = 0$ V ④
trr	Reverse Recovery Time		_	_	400	nS	Tj = 25°C, IF = 5.5A, di/dt ≥ 100A/μs
QRR	Reverse Recovery Charge		_	_	3.0	μC	V _{DD} ≤ 25V ④
ton	Forward Turn-On Time Intrinsic turn-on			negligi	ble. Tur	n-on spe	eed is substantially controlled by L _S + L _D .

Thermal Resistance

	Parameter	Min	Тур	Max	Units	Test Conditions
RthJC	Junction-to-Case	_	_	5.0	°C/W	
RthJPCB	lunction-to-PC Board — 19		_	5/88	Solder to a copper clad PC Board	

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page

Radiation Characteristics

IRHE7230, JANSR2N7262U

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation 66

	Parameter	100KRa	ads(Si)1	600 to 1000	OK Rads (Si) ²	Units	Test Conditions
		Min	Min Max		Max		
BV _{DSS}	Drain-to-Source Breakdown Voltage	200	_	200	_	V	$V_{GS} = 0V$, $I_D = 1.0mA$
V _{GS(th)}	Gate Threshold Voltage	2.0	4.0	1.25	4.5	Ī	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$
I _{GSS}	Gate-to-Source Leakage Forward	_	100	_	100	nA	V _{GS} = 20V
IGSS	Gate-to-Source Leakage Reverse	_	-100	_	-100	Ī	V _{GS} = -20 V
I _{DSS}	Zero Gate Voltage Drain Current	_	25	_	50	μΑ	V _{DS} =160V, V _{GS} =0V
R _{DS(on)}	Static Drain-to-Source 4	_	0.35	_	0.48	Ω	Vgs = 12V, I _D =3.5A
	On-State Resistance (TO-3)						
R _{DS(on)}	Static Drain-to-Source 4	_	0.35	_	0.48	Ω	Vgs = 12V, I _D =3.5A
` ′	On-State Resistance (LCC-18)						
V _{SD}	Diode Forward Voltage ④	_	1.4	_	1.4	V	$V_{GS} = 0V, I_{S} = 5.5A$

^{1.} Part number IRHE7230 (JANSR2N7262U)

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

lon	LET	Energy	Range	VDS(V)							
	MeV/(mg/cm ²))	(MeV)	(µm)	@Vgs=0V	@VGS=-5V	@VGS=-10V	@VGS=-15V	@VGS=-20V			
Cu	28	285	43	190	180	170	125	_			
Br	36.8	305	39	100	100	100	50	_			





Fig a. Single Event Effect, Safe Operating Area

For footnotes refer to the last page

^{2.} Part numbers IRHE3230 (JANSF2N7262U), IRHE4230 (JANSG2N7262U) and IRHE8230 (JANSH2N7262U)



Voltage Vs. Total Dose Exposure

Fig 1. Typical Response of Gate Threshhold Fig 2. Typical Response of On-State Resistance Vs. Total Dose Exposure




Fig 3. Typical Response of Transconductance Vs. Total Dose Exposure





Fig 4. Typical Response of Drain to Source Breakdown Vs. Total Dose Exposure

4



30

30

ANNEAL TEMPERATURE = 25°C
ANNEAL TIME < 10 MINUTES
ANNEAL BIAS, VGSS = 12V

10¹² 10¹³ 10¹⁴

NEUTRON FLUENCE (NEUTRON/CM²)

Fig 5. Typical Zero Gate Voltage Drain Current Vs. Total Dose Exposure

Fig 6. Typical On-State Resistance Vs. Neutron Fluence Level




Fig 7. Typical Transient Response of Rad Hard HEXFET During 1x10¹² Rad (Si)/Sec Exposure

Fig 8b. V_{DSS} Stress Equals 80% of B_{VDSS} During Radiation

Fig 9. High Dose Rate (Gamma Dot) Test Circuit

Note: Bias Conditions during radiation: Vgs = 12 Vdc, Vps = 0 Vdc




Fig 10. Typical Output Characteristics Pre-Irradiation




Fig 11. Typical Output Characteristics Post-Irradiation 100K Rads (Si)




Fig 12. Typical Output Characteristics Post-Irradiation 300K Rads (Si)




Fig 13. Typical Output Characteristics Post-Irradiation 1 Mega Rads (Si)

Note: Bias Conditions during radiation: Vgs = 0 Vdc, Vps = 160 Vdc




Fig 14. Typical Output Characteristics Pre-Irradiation




Fig 15. Typical Output Characteristics Post-Irradiation 100K Rads (Si)




Fig 16. Typical Output Characteristics Post-Irradiation 300K Rads (Si)






Fig 17. Typical Output Characteristics Post-Irradiation 1 Mega Rads (Si)



TOP 100 101 100 101 100 101 VDS. DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Fig 18. Typical Output Characteristics

Fig 19. Typical Output Characteristics






Fig 20. Typical Transfer Characteristics

Fig 21. Normalized On-Resistance Vs. Temperature





Fig 22. Typical Capacitance Vs.
Drain-to-Source Voltage

Fig 23. Typical Gate Charge Vs. Gate-to-Source Voltage






Fig 24. Typical Source-Drain Diode Forward Voltage

Fig 25. Maximum Safe Operating Area




Fig 26. Maximum Drain Current Vs. Case Temperature




Fig 27a. Switching Time Test Circuit




Fig 27b. Switching Time Waveforms




Fig 28. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 29a. Unclamped Inductive Test Circuit




Fig 29c. Maximum Avalanche Energy Vs. Drain Current




Fig 29b. Unclamped Inductive Waveforms




Fig 30a. Basic Gate Charge Waveform





Fig 30b. Gate Charge Test Circuit

Foot Notes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25V$, starting $T_J = 25$ °C, L = 15.9mH Peak $I_L = 5.5$ A, $V_{GS} = 12V$
- $\text{3} \quad \text{ISD} \leq 5.5 \text{A}, \ \text{di/dt} \leq 120 \text{A/}\mu\text{s}, \\ \text{V}_{DD} \leq 200 \text{V}, \ \text{T}_{J} \leq 150 ^{\circ}\text{C}$

- ④ Pulse width ≤ 300 μ s; Duty Cycle ≤ 2%
- Total Dose Irradiation with V_{GS} Bias.
 12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.
- ® Total Dose Irradiation with V_{DS} Bias. 160 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — LCC-18



NOTES:

- 1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

International TOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. Data and specifications subject to change without notice. 02/01