International TOR Rectifier

RADIATION HARDENED POWER MOSFET THRU-HOLE (T0-204AA/AE)

IRH7130 100V, N-CHANNEL

RAD Hard™ HEXFET® TECHNOLOGY

Product Summary

Part Number	Radiation Level	RDS(on)	ΙD
IRH7130	100K Rads (Si)	0.18Ω	14A
IRH3130	300K Rads (Si)	0.18Ω	14A
IRH4130	600K Rads (Si)	0.18Ω	14A
IRH8130	1000K Rads (Si)	0.18Ω	14A

International Rectifier's RADHard HEXFET® technology provides high performance power MOSFETs for space applications. This technology has over a decade of proven performance and reliability in satellite applications. These devices have been characterized for both Total Dose and Single Event Effects (SEE). The combination of low Rdson and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.



Features:

- Single Event Effect (SEE) Hardened
- Low RDS(on)
- Low Total Gate Charge
- Proton Tolerant
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Ceramic Package
- Light Weight

Absolute Maximum Ratings

Pre-Irradiation

	Parameter		Units
I _D @ V _{GS} = 12V, T _C = 25°C	Continuous Drain Current	14	
I _D @ V _{GS} = 12V, T _C = 100°C	Continuous Drain Current	9.0	Α
I _{DM}	Pulsed Drain Current ①	56	
P _D @ T _C = 25°C	Max. Power Dissipation	75	W
	Linear Derating Factor	0.60	W/°C
V _G S	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	160	mJ
IAR	Avalanche Current ①	14	Α
EAR	Repetitive Avalanche Energy ①	7.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns
ТJ	Operating Junction	-55 to 150	
TSTG	Storage Temperature Range		°C
	Lead Temperature	300 (0.063 in.(1.6mm) from case for 10s)	
	Weight	11.5 (Typical)	g

For footnotes refer to the last page

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

	Parameter	Min	Тур	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	100	_	_	V	V _G S = 0V, I _D = 1.0mA
ΔBVDSS/ΔTJ	Temperature Coefficient of Breakdown Voltage	_	0.12	_	V/°C	, , , , , , , , , , , , , , , , , , ,
R _{DS(on)}	Static Drain-to-Source On-State	_		0.18	Ω	V _{GS} = 12V, I _D =9.0A (4)
	Resistance	_	_	0.20		$V_{GS} = 12V, I_{D} = 14A$
VGS(th)	Gate Threshold Voltage	2.0	_	4.0	V	$V_{DS} = V_{GS}$, $I_D = 1.0 \text{mA}$
9fs	Forward Transconductance	3.3	_	_	S (7)	V _{DS} > 15V, I _{DS} = 9.0A @
IDSS	Zero Gate Voltage Drain Current		_	25	μΑ	V _{DS} = 80V ,V _{GS} =0V
		_	_	250	μι	V _{DS} = 80V,
						V _{GS} = 0V, T _J = 125°C
IGSS	Gate-to-Source Leakage Forward	_	_	100	nA	V _{GS} = 20V
IGSS	Gate-to-Source Leakage Reverse	_	_	-100	11/4	V _{GS} = -20V
Qg	Total Gate Charge	_	_	45		V _{GS} =12V, I _D =14A
Qgs	Gate-to-Source Charge	_	_	11	nC	V _{DS} = 50V
Q _{gd}	Gate-to-Drain ('Miller') Charge	_	_	17		
td(on)	Turn-On Delay Time	_	_	30		V _{DD} = 50V, I _D =14A
tr	Rise Time	_	_	120	ns	V_{GS} =12V, R_{G} = 7.5 Ω
td(off)	Turn-Off Delay Time	_	_	49	113	
tf	Fall Time	_	_	64		
Ls+LD	Total Inductance	_	10	_	nΗ	Measured from Drain lead (6mm /0.25in.
						from package) to Source lead (6mm /0.25in.
						from package) with Source wires internally
						oonded from Source Pin to Drain Pad
C _{iss}	Input Capacitance	_	1100	_		$V_{GS} = 0V$, $V_{DS} = 25V$
Coss	Output Capacitance	_	310	_	pF	f = 1.0MHz
C _{rss}	Reverse Transfer Capacitance	_	55	_		

Source-Drain Diode Ratings and Characteristics

	Parameter		Тур	Max	Units	Test Conditions	
Is	Continuous Source Current (Body Diode)	_	_	14			
ISM	Pulse Source Current (Body Diode) ①	_	_	56	Α		
VSD	Diode Forward Voltage		_	1.8	V	$T_j = 25$ °C, $I_S = 14A$, $V_{GS} = 0V$ ④	
t _{rr}	Reverse Recovery Time		_	370	nS	Tj = 25°C, Iϝ = 14A, di/dt ≤ 100A/μs	
QRR	Reverse Recovery Charge	_	_	3.5	μC	V _{DD} ≤ 50V ④	
ton	Forward Turn-On Time Intrinsic turn-on	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.					

Thermal Resistance

	Parameter	Min	Тур	Max	Units	Test Conditions
RthJC	Junction-to-Case	_	_	1.67		
R _{th} JA	Junction-to-Ambient	_	_	30	°C/W	
RthCS	Case-to-Sink	_	0.12	_		Typical socket mount

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation © ©

	Parameter	100K R	ads(Si)1	300 - 1000K Rads (Si)		Units	Test Conditions
		Min	Min Max		Min Max		
BV _{DSS}	Drain-to-Source Breakdown Voltage	100		100	_	V	V _{GS} = 0V, I _D = 1.0mA
V _{GS(th)}	Gate Threshold Voltage	2.0	4.0	1.25	4.5	Ī	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$
I _{GSS}	Gate-to-Source Leakage Forward	_	100	_	100	nA	V _{GS} = 20V
IGSS	Gate-to-Source Leakage Reverse	_	-100	_	-100	Ī	V _{GS} = -20 V
IDSS	Zero Gate Voltage Drain Current		25	_	25	μΑ	V _{DS} =80V, V _{GS} =0V
R _{DS(on)}	Static Drain-to-Source 4	_	0.18	_	0.24	Ω	V _G S = 12V, I _D =9.0A
	On-State Resistance (TO-3)						
R _{DS(on)}	Static Drain-to-Source 4	_	0.18	_	0.24	Ω	V _G S = 12V, I _D =9.0A
	On-State Resistance (TO-204AA)						
V _{SD}	Diode Forward Voltage ④	_	1.8	_	1.8	V	$V_{GS} = 0V, I_{S} = 14A$

^{1.} Part numbers IRH7130,

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Single Event Effect Safe Operating Area

lon	LET	Energy	Range	VDS(V)						
	MeV/(mg/cm ²))	(MeV)	(µm) @V GS	=0V @VGS=	-5V@VGS=-1	0V@Vgs=-15	V@VGS=20V		
Cu	28	285	43	100	100	100	80	60		
Br	36.8	305	39	100	90	70	50	_		





Fig a. Single Event Effect, Safe Operating Area

^{2.} Part number IRH8130, IRH3130 and IRH4130

Post-Irradiation **IRH7130**



Voltage Vs. Total Dose Exposure

Fig 1. Typical Response of Gate Threshhold Fig 2. Typical Response of On-State Resistance Vs. Total Dose Exposure




Fig 3. Typical Response of Transconductance Vs. Total Dose Exposure

Fig 4. Typical Response of Drain to Source Breakdown Vs. Total Dose Exposure

106

Post-Irradiation IRH7130




Fig 5. Typical Zero Gate Voltage Drain Current Vs. Total Dose Exposure





Fig 6. Typical On-State Resistance Vs. Neutron Fluence Level






Fig 7. Typical Transient Response of Rad Hard HEXFET During 1x10¹² Rad (Si)/Sec Exposure




Fig 8a. Gate Stress of V_{GSS} Equals 12 Volts During Radiation




Fig 8b. V_{DSS} Stress Equals 80% of B_{VDSS} During Radiation

Note: Bias Conditions during radiation: Vgs = 12 Vdc, Vps = 0 Vdc




Fig 9. Typical Output Characteristics Pre-Irradiation




Fig 10. Typical Output Characteristics Post-Irradiation 100K Rads (Si)




Fig 11. Typical Output Characteristics Post-Irradiation 300K Rads (Si)




Fig 12. Typical Output Characteristics Post-Irradiation 1 Mega Rads (Si)

6

Note: Bias Conditions during radiation: Vgs = 0 Vdc, Vps = 80 Vdc




Fig 13. Typical Output Characteristics
Pre-Irradiation




Fig 14. Typical Output Characteristics Post-Irradiation 100K Rads (Si)




Fig 15. Typical Output Characteristics Post-Irradiation 300K Rads (Si)





Fig 16. Typical Output Characteristics Post-Irradiation 1 Mega Rads (Si)








Fig 17. Typical Output Characteristics

Fig 18. Typical Output Characteristics









Fig 20. Normalized On-Resistance Vs. Temperature


Pre-Irradiation IRH7130



20 ID = 14A VDS = 80V VDS = 50V VDS = 20V VDS

Fig 21. Typical Capacitance Vs. Drain-to-Source Voltage

Fig 22. Typical Gate Charge Vs. Gate-to-Source Voltage








Fig 24. Maximum Safe Operating Area




Fig 25. Maximum Drain Current Vs. Case Temperature




Fig 26a. Switching Time Test Circuit





Fig 26b. Switching Time Waveforms



 $\textbf{Fig 27.}\ Maximum\ Effective\ Transient\ Thermal\ Impedance,\ Junction-to-Case$

Pre-Irradiation IRH7130




Fig 28a. Unclamped Inductive Test Circuit




Fig 28b. Unclamped Inductive Waveforms




Fig 29a. Basic Gate Charge Waveform




Fig 28c. Maximum Avalanche Energy Vs. Drain Current





Fig 29b. Gate Charge Test Circuit


Foot Notes:

- Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V_{DD} = 25V, starting T_J = 25°C, L=1.63mH Peak I_L = 14A, V_{GS} =12V
- ③ ISD ≤ 14A, di/dt ≤ 140A/ μ s, VDD ≤ 100V, TJ ≤ 150°C

- ⓐ Pulse width ≤ 300 μ s; Duty Cycle ≤ 2%
- Total Dose Irradiation with V_Gs Bias.
 12 volt V_Gs applied and V_Ds = 0 during irradiation per MIL-STD-750, method 1019, condition A.
- ® Total Dose Irradiation with V_{DS} Bias.
 80 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — TO-204AA







NOTES:

- DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE TO-204-AA

International

TOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. Data and specifications subject to change without notice. 08/01