


**IRFY9240C,IRFY9240CM**  
**200V, P-CHANNEL**  
**HEXFET® MOSFET TECHNOLOGY**

**Product Summary**

Part Number	Rds(on)	Id	Eyelets
IRFY9240C	0.51 Ω	-9.4A	Ceramic
IRFY9240CM	0.51 Ω	-9.4A	Ceramic

HEXFET® MOSFET technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry design achieves very low on-state resistance combined with high transconductance. HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and electrical parameter temperature stability. They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, high energy pulse circuits, and virtually any application where high reliability is required. The HEXFET transistor's totally isolated package eliminates the need for additional isolating material between the device and the heatsink. This improves thermal efficiency and reduces drain capacitance.



**Absolute Maximum Ratings**

Parameter		Units	
Id @ VGS = -10V, TC = 25°C	Continuous Drain Current	A	-9.4
Id @ VGS = -10V, TC = 100°C	Continuous Drain Current		-6.0
IdM	Pulsed Drain Current ①		-36
PD @ TC = 25°C	Max. Power Dissipation	W	100
	Linear Derating Factor	W/°C	0.8
VGS	Gate-to-Source Voltage	V	±20
EAS	Single Pulse Avalanche Energy ②	mJ	700
IAR	Avalanche Current ①	A	-9.4
EAR	Repetitive Avalanche Energy ①	mJ	10
dv/dt	Peak Diode Recovery dv/dt ③	V/ns	-5.5
T <sub>J</sub> T <sub>STG</sub>	Operating Junction Storage Temperature Range	°C	-55 to 150
	Lead Temperature	300(0.063in.(1.6mm)from case for 10 sec)	
	Weight	g	4.3 (Typical)

For footnotes refer to the last page

**Electrical Characteristics @  $T_j = 25^\circ\text{C}$  (Unless Otherwise Specified)**

Parameter		Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	-200	—	—	V	$V_{GS} = 0\text{V}$ , $I_D = -1.0\text{mA}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	-0.2	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = -1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.51	$\Omega$	$V_{GS} = -10\text{V}$ , $I_D = -6.0\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{DS} = V_{GS}$ , $I_D = -250\mu\text{A}$
$g_{fs}$	Forward Transconductance	4.0	—	—	S ( $\text{mS}$ )	$V_{DS} > -15\text{V}$ , $I_{DS} = -6.0\text{A}$ ④
IDSS	Zero Gate Voltage Drain Current	—	—	-25	$\mu\text{A}$	$V_{DS} = -160\text{V}$ , $V_{GS} = 0\text{V}$
		—	—	-250		$V_{DS} = -160\text{V}$ , $V_{GS} = 0\text{V}$ , $T_J = 125^\circ\text{C}$
IGSS	Gate-to-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20\text{V}$
IGSS	Gate-to-Source Leakage Reverse	—	—	100		$V_{GS} = 20\text{V}$
Qg	Total Gate Charge	—	—	60	nC	$V_{GS} = -10\text{V}$ , $I_D = -9.4\text{A}$
Qgs	Gate-to-Source Charge	—	—	15		$V_{DS} = -100\text{V}$
Qgd	Gate-to-Drain ('Miller') Charge	—	—	38		
td(on)	Turn-On Delay Time	—	—	35	ns	$V_{DD} = -100\text{V}$ , $I_D = -9.4\text{A}$ , $R_G = 9.1\Omega$
tr	Rise Time	—	—	85		
td(off)	Turn-Off Delay Time	—	—	85		
tf	Fall Time	—	—	65		
L <sub>S</sub> + L <sub>D</sub>	Total Inductance	—	6.8	—	nH	Measured from drain lead (6mm/0.25in. from package) to source lead (6mm/0.25in. from package)
C <sub>iss</sub>	Input Capacitance	—	1200	—	pF	$V_{GS} = 0\text{V}$ , $V_{DS} = -25\text{V}$ $f = 1.0\text{MHz}$
C <sub>oss</sub>	Output Capacitance	—	570	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	81	—		

**Source-Drain Diode Ratings and Characteristics**





	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	-9.4	A	$T_j = 25^\circ\text{C}$ , $I_S = -9.4\text{A}$ , $V_{GS} = 0\text{V}$ ④
I <sub>SM</sub>	Pulse Source Current (Body Diode) ①	—	—	-36		
V <sub>SD</sub>	Diode Forward Voltage	—	—	-4.6	V	
t <sub>rr</sub>	Reverse Recovery Time	—	—	440	nS	$T_j = 25^\circ\text{C}$ , $I_F = -9.4\text{A}$ , $dI/dt \leq -100\text{A}/\mu\text{s}$
Q <sub>RR</sub>	Reverse Recovery Charge	—	—	7.2	$\mu\text{C}$	$V_{DD} \leq -50\text{V}$ ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				


**Thermal Resistance**

	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>thJC</sub>	Junction-to-Case	—	—	1.25	°C/W	Typical socket mount
R <sub>thCS</sub>	Case-to-sink	—	0.21	—		
R <sub>thJA</sub>	Junction-to-Ambient	—	—	80		


Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page







**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

## **Foot Notes:**

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
  - ②  $V_{DD} = -50V$ , starting  $T_J = 25^\circ C$ ,  $L = 15mH$   
Peak  $I_L = -9.4A$ ,  $V_{GS} = -10V$
  - ③  $|I_{SD}| \leq -9.4A$ ,  $dI/dt \leq -150A/\mu s$ ,  $V_{DD} \leq -200V$ ,  $T_J \leq 150^\circ C$
  - ④ Pulse width  $\leq 300 \mu s$ ; Duty Cycle  $\leq 2\%$

## **Case Outline and Dimensions — TO-257AA**



## NOTES.

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1994.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
  4. OUTLINE CONFORMS TO JEDEC OUTLINE TO-257AA.

LEGEND

D - DRAIN  
S - SOURCE  
G - GATE

# International **IGR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information.  
*Data and specifications subject to change without notice. 04/01*