

SMPS MOSFET IRFPS29N60L

Applications


- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control applications

HEXFET® Power MOSFET

V_{DSS}	R_{DS(on)} typ.	T_{rr} typ.	I_D
600V	175mΩ	130ns	29A

Features and Benefits

- SuperFast body diode eliminates the need for external diodes in ZVS applications.
- Lower Gate charge results in simpler drive requirements.
- Enhanced dv/dt capabilities offer improved ruggedness.
- Higher Gate voltage threshold offers improved noise immunity.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	29	A
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	18	
I _{DM}	Pulsed Drain Current ①	110	
P _D @ T _C = 25°C	Power Dissipation	480	W
	Linear Derating Factor	3.8	W/°C
V _{GS}	Gate-to-Source Voltage	±30	V
dv/dt	Peak Diode Recovery dv/dt ②	12	V/ns
T _J	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 screw	1.1(10)	N•m (lbf•in)

Diode Characteristics

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	29	A	MOSFET symbol showing the integral reverse p-n junction diode.
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	110		
V _{SD}	Diode Forward Voltage	—	—	1.5	V	T _J = 25°C, I _S = 29A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	130	190	ns	T _J = 25°C, I _F = 29A
		—	240	360		T _J = 125°C, di/dt = 100A/μs ④
Q _{rr}	Reverse Recovery Charge	—	630	950	nC	T _J = 25°C, I _S = 29A, V _{GS} = 0V ④
		—	1820	2720		T _J = 125°C, di/dt = 100A/μs ④
I _{RRM}	Reverse Recovery Current	—	9.4	14	A	T _J = 25°C
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

IRFPS29N60L

International
Rectifier

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	600	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.53	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	175	210	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 17\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
I_{DSS}	Drain-to-Source Leakage Current	—	—	50	μA	$V_{DS} = 600V, V_{GS} = 0V$
		—	—	2.0	mA	$V_{DS} = 480V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 30V$
	Gate-to-Source Reverse Leakage	—	—	-100	nA	$V_{GS} = -30V$
R_G	Internal Gate Resistance	—	0.86	—	Ω	$f = 1\text{MHz, open drain}$

Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
g_{fs}	Forward Transconductance	15	—	—	S	$V_{DS} = 50V, I_D = 17\text{A}$
Q_g	Total Gate Charge	—	—	220		$I_D = 29\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	67	nC	$V_{DS} = 480V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	96		$V_{GS} = 10V, \text{See Fig. 7 \& 15}$ ④
$t_{d(on)}$	Turn-On Delay Time	—	34	—		$V_{DD} = 300V$
t_r	Rise Time	—	100	—	ns	$I_D = 29\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	66	—		$R_G = 4.3\Omega$
t_f	Fall Time	—	54	—		$V_{GS} = 10V, \text{See Fig. 11a \& 11b}$ ④
C_{iss}	Input Capacitance	—	6160	—		$V_{GS} = 0V$
C_{oss}	Output Capacitance	—	530	—	pF	$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	44	—		$f = 1.0\text{MHz, See Fig. 5}$
$C_{oss \text{ eff.}}$	Effective Output Capacitance	—	250	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 480V$ ⑤
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	190	—		

Avalanche Characteristics

Symbol	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ⑥	—	570	mJ
I_{AR}	Avalanche Current ①	—	29	A
E_{AR}	Repetitive Avalanche Energy ①	—	48	mJ

Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta\text{JC}}$	Junction-to-Case	—	0.26	$^\circ\text{C/W}$
$R_{\theta\text{CS}}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{\theta\text{JA}}$	Junction-to-Ambient	—	40	

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See Fig. 11)
- ② Starting $T_J = 25^\circ\text{C}$, $L = 1.5\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 29\text{A}$. (See Figure 12a)
- ③ $I_{SD} \leq 29\text{A}$, $dI/dt \leq 560\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 150^\circ\text{C}$.
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ $C_{oss \text{ eff.}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑥ $C_{oss \text{ eff. (ER)}}$ is a fixed capacitance that stores the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
vs. Temperature

IRFPS29N60L

International
IR Rectifier




Fig 5. Typical Capacitance vs.
Drain-to-Source Voltage




Fig 6. Typ. Output Capacitance
Stored Energy vs. V_{DS}




Fig 7. Typical Gate Charge vs.
Gate-to-Source Voltage




Fig 8. Typical Source-Drain Diode
Forward Voltage




Fig 9. Maximum Safe Operating Area




Fig 10. Maximum Drain Current vs.
Case Temperature




Fig 11a. Switching Time Test Circuit




Fig 11b. Switching Time Waveforms

IRFPS29N60L

International
Rectifier




Fig 12. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 13. Threshold Voltage vs. Temperature




Fig 14a. Maximum Avalanche Energy vs. Drain Current




Fig 14b. Unclamped Inductive Test Circuit




Fig 14c. Unclamped Inductive Waveforms




Fig 15a. Gate Charge Test Circuit






Fig 15b. Basic Gate Charge Waveform


Peak Diode Recovery dv/dt Test Circuit

* $V_{GS} = 5V$ for Logic Level Devices

Fig 16. For N-Channel HEXFET® Power MOSFETs


International
IR Rectifier

Super-247™ (TO-274AA) Package Outline



Super-247™ (TO-274AA) Part Marking Information

EXAMPLE: THIS IS AN IRFPS37N50A WITH
ASSEMBLY LOT CODE A8B9



Super TO-247™ package is not recommended for Surface Mount Application.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. 2/03