International TOR Rectifier

POWER MOSFET SURFACE MOUNT(SMD-1)

IRFN044 60V, N-CHANNEL HEXFET MOSFET TECHNOLOGY

Product Summary

Part Number	RDS(on)	ΙD
IRFN044	0.04 Ω	44A

HEXFET® MOSFET technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry design achieves very low on-state resistance combined with high transconductance. HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and electrical parameter temperature stability. They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, high energy pulse circuits, and virtually any application where high reliability is required. The HEXFET transistor's totally isolated package eliminates the need for additional isolating material between the device and the heatsink. This improves thermal efficiency and reduces drain capacitance.



Features:

- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Electrically Isolated
- Surface Mount
- Dynamic dv/dt Rating
- Light-weight

Absolute Maximum Ratings

	Parameter		Units
ID @ VGS = 10V, TC = 25°C	Continuous Drain Current	44	
ID @ VGS = 10V, TC = 100°C Continuous Drain Current		27	Α
IDM	Pulsed Drain Current ①	176	
P _D @ T _C = 25°C	Max. Power Dissipation	125	W
	Linear Derating Factor	1.0	W/°C
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	340	mJ
IAR	Avalanche Current ①	44	Α
EAR	Repetitive Avalanche Energy ①	12.5	mJ
dv/dt	Peak Diode Recovery dv/dt 3	4.5	V/ns
TJ	Operating Junction	-55 to 150	
TSTG	Storage Temperature Range		°C
	Package Mounting Surface Temperature	300(for 5 seconds)	
	Weight	2.6 (Typical)	g

For footnotes refer to the last page

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

	Parameter	Min	Тур	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	60	_	_	V	VGS = 0V, ID = 1.0mA
ΔBV _{DSS} /ΔT _J	Temperature Coefficient of Breakdown Voltage	_	0.68	_	V/°C	Reference to 25°C, I _D = 1.0mA
RDS(on)	Static Drain-to-Source On-State	_	_	0.040	Ω	VGS = 10V, ID = 27A (4)
` '	Resistance					
VGS(th)	Gate Threshold Voltage	2.0	_	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
9fs	Forward Transconductance	17	_	_	S (7)	V _{DS} > 15V, I _{DS} = 27A ④
IDSS	Zero Gate Voltage Drain Current	_	_	25		V _{DS} = 48V ,V _{GS} =0V
		_	_	250	μΑ	V _{DS} = 48V,
						VGS = 0V, TJ = 125°C
IGSS	Gate-to-Source Leakage Forward	_	_	100	^	VGS = 20V
IGSS	Gate-to-Source Leakage Reverse	_	_	-100	nA	Vgs = -20V
Qg	Total Gate Charge	_	_	88		VGS =10V, ID = 44A
Qgs	Gate-to-Source Charge	_	_	15	nC	V _{DS} = 30V
Q _{gd}	Gate-to-Drain ('Miller') Charge	_	_	52		
td(on)	Turn-On Delay Time	_	_	23		$V_{DD} = 30V, I_{D} = 44A,$
tr	Rise Time	_	_	130		$R_G = 9.1\Omega$
td(off)	Turn-Off Delay Time	_	_	81	ns	
tf	Fall Time	_	_	79		
LS+LD	Total Inductance	_	4.1	_	nH	Measured from the center of drain pad to
						center of source pad.
Ciss	Input Capacitance		2400	_		VGS = 0V, VDS = 25V
Coss	Output Capacitance	_	1100	_	pF	f = 1.0MHz
C _{rss}	Reverse Transfer Capacitance	_	230			

Source-Drain Diode Ratings and Characteristics


	Parameter	Min	Тур	Max	Units	Test Conditions
IS	Continuous Source Current (Body Diode)	_	_	44		
ISM	Pulse Source Current (Body Diode) ①	_	_	176	Α	
VSD	Diode Forward Voltage	_	_	2.5	V	$T_j = 25^{\circ}C$, $I_S = 44A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time	_	_	220	nS	Tj = 25°C, IF = 44A, di/dt ≤ 100A/μs
QRR	Reverse Recovery Charge	_	_	1.6	μC	V _{DD} ≤ 50V ④
ton	Forward Turn-On Time Intrinsic turn-on	urn-On Time Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance

	Parameter	Min	Тур	Max	Units	Test Conditions
RthJC	Junction-to-Case	_	_	1.0	°C/W	

Note: Corresponding Spice and Saber models are available on the G&S Website.


For footnotes refer to the last page



VDS. DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics









Fig 4. Normalized On-Resistance Vs. Temperature




FOR TEST CHICUIT SEE FIGURE 13a & b

Qu. TOTAL GATE CHARGE (nc)

Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage

Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage

OPERATION IN THIS AREA I






Fig 7. Typical Source-Drain Diode Forward Voltage

Fig 8. Maximum Safe Operating Area

4 www.irf.com

1000




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② VDD = 25V, starting TJ = 25°C, L= 0.35mH Peak IL = 44A, VGS = 10V
- $\text{3} \quad I_{SD} \leq 44\text{A}, \text{ di/dt} \leq 25\text{A/}\mu\text{s}, \\ \text{V}_{DD} \leq 60\text{V}, \text{T}_{J} \leq 150^{\circ}\text{C}$
- ④ Pulse width ≤ 300 μ s; Duty Cycle ≤ 2%

Case Outline and Dimensions — SMD-1



NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4) DIMENSION INCLUDES METALLIZATION FLASH.
- (5) DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- 1- DRAIN 2- GATE
- 3- SOURCE



7

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information. Data and specifications subject to change without notice. 04/01